Index

B
Biconditional logic, 151, 152
Binary decision diagrams (BDDs), 3, 4, 8, 15–19, 22, 31, 32, 45, 49, 50, 60, 61, 108
Boolean algebra, 17, 58, 60, 62–66, 68, 69, 72

L
Logic optimization, 40, 60, 61, 70, 80–82, 85
Logic primitives, 1–3, 5, 9, 16, 89
Logic properties, 151
Logic synthesis, 2, 4, 5, 39, 58, 108, 152

C
Canonical representation, 18, 26, 40, 52
Comparator intrinsic, 6, 16, 51
Complementary Metal-Oxide Semiconductor (CMOS), 1, 2, 5, 16, 39, 41, 43, 44, 49, 91
Controllable polarity transistors, 16, 20

M
Majority logic, 8, 62, 68–70, 121, 123, 132, 151, 152
Majority-n-logic, 64
Majority-inverter graphs (MIG), 8, 10, 57, 58, 64, 65, 69–75, 77–82, 88, 90, 99, 153
Methodology, 80

D
Dual SAT Execution, 116

E
Electronic design automation (EDA), 1–3, 5, 8, 15, 52, 58–60, 105, 108
Equi-satisfiability, 106
Equivalence checking, 39, 40, 108, 135, 136, 139, 144, 145, 147, 153
Exploitation of Parallelism, 147

F
Formal methods, 2–5, 152

I
Identity miter, 11, 135, 136, 139–141

N
Nano-Electro-Mechanical Relay (NEMS), 46
Nanorelays, 5, 16, 20, 46, 49–52
Nanotechnologies, 5, 6, 10, 21, 44, 45, 52, 57, 88, 151
Normal form, 123

R
Resistive RAM, 6, 88, 91, 93, 99
Reversible logic, 5, 44, 45, 136, 147, 152, 153

S
Satisfiability, 4, 8, 9, 121–123, 126, 129–131, 138
Spin wave logic, 89
Strategy for MNF-SAT, 130

© Springer International Publishing Switzerland 2017
L.G. Amaru, New Data Structures and Algorithms for Logic Synthesis and Verification, DOI 10.1007/978-3-319-43174-1
T
Tautology check, 10, 105, 108, 109, 128
Tautology contradiction duality, 105, 106, 112, 114
Two level logic, 61

X
XOR-CNF, 9, 11, 135, 136, 138–141, 143, 145