Index

A
Adaptive Pipelined MPSoC, 14, 102
  adaptable stage, 104, 129
  application knowledge, 107, 127, 132, 144
  architecture, 103, 129
  auxiliary processor, 103, 118
design flow, 105
  high-workload iteration, 110
idle iteration, 130
  idle period, break-even duration, 130
  low-workload iteration, 110
  main processor, 103, 118
  off-line profiling information, 106, 116
  off-line statistical information, 106, 116
pre-processing system, 107, 115, 139
run-time manager, 104
distributed, 105, 129
  Exe heuristic, 110, 115, 120, 122, 134, 141, 143
  Know heuristic, 112, 115, 120, 122, 137, 141, 143
  power, 130, 133, 139, 144
  processor, 109, 115, 130, 139, 144
  run-time workload prediction, 107, 111, 113, 118, 133, 135
  system-level implementation, 115, 139
Application Specific Instruction-set Processor. See ASIP
Design automation frameworks, 34
design space exploration, 26
  exact approaches, 26
  frameworks, 34
  heuristic approaches, 29
digital Signal Processor. See DSP
DSP, 4
dynamic Voltage Frequency Scaling. See DVFS

C
Cache
  analytical modelling, 73
  configuration, 66, 76
  trace-based simulation, 66, 74
Clique, 148, 156
  Cliquer tool, 158
  compatibility graph, 157
Clock gating, 9, 105, 118, 123, 128, 143
CPLEX solver, 91

D
Design automation frameworks, 34
design space exploration, 26
  exact approaches, 26
  frameworks, 34
  heuristic approaches, 29
digital Signal Processor. See DSP
DSP, 4
dvfs 9, 22, 39, 58, 103
dynamic Voltage Frequency Scaling. See DVFS

E
Embedded system, 1

F
Fidelity, 77
Frame-level execution, 116, 117, 139

G
General Purpose Processor. See GPP
GPP, 4
H.264 video encoder, 54, 116, 139

Kahn Process Network. See KPN
KPN, 10

K
Kahn Process Network. See KPN
KPN, 10

L
Latency
Pipelined MPSoC. See Pipelined MPSoC
Processor, 67, 71
Linear programming, 26
Integer, 28, 29, 61, 83, 85, 87, 94
mixed integer, 27, 28

M
Macroblock-level execution, 116, 117, 139
MPSoC, 6
design-time optimisation, 37
heterogeneous, 8, 23
customisation, 32, 33
customisation frameworks, 36
design complexity, 10
homogeneous, 8, 21
master–slave, 25, 116
multi-mode, 148
pipelined, 25 See also Pipelined MPSoC
run-time adaptability. See Run-time adaptability
trends, 7
Multi-mode accelerator, 148
Multi-mode Pipelined MPSoC, 15, 149
application graph, abstract representation, 149
area footprint, 152
cache configurations, 151
custom instructions, 150
design flow, 151
example, 150
execution mode, 149, 152
resource sharing, merging graphs, 151
MaxC heuristic, 156, 159, 160
MaxN heuristic, 155, 159, 160
MaxS heuristic, 153, 159, 160
problem statement, 153
Multimedia
Accelerators, 58, 147
Applications, 2, 53
pipelined execution, 13, 25
pipelined scheduling, 30
workload balancing, 59

Pareto-optimal front, 92
Pipelined MPSoC, 12, 34, 53
application model, 53
feedback edges, 54
area footprint, 84
critical processor, 67
cycle-accurate simulation, 71, 80
data-level parallelism 26
design point, 13, 56
design space, 59, 76
design space exploration, 14, 29, 83, 92, 93
execution time constrained, 85, 92
latency constrained, 87, 93
optimisation problem, 84
throughput constrained, 90, 93
design-time, worst-case balanced. See
Worst-case Pipelined MPSoC
execution time, 67, 68, 77
FIFO buffer, 13, 68
instruction-level parallelism, 26
latency, 67, 69, 77
multi-mode. See Multi-mode Pipelined
MPSoC
optimisation framework, 59
design-time optimisations, 59, 62
run-time optimisations, 61
performance metrics, 65
pipeline-level parallelism, 26, 33
processor configurations, 13, 56, 74, 76
latencies from PS method, 71, 77, 80
latencies from PSP method, 72, 77, 81
run-time adaptability. See also Adaptive Pipelined MPSoC, 41
task-level parallelism, 26, 33
throughput, 67, 69, 77
workload balancing, 26, 56
Power gating, 9, 105, 118, 123, 128, 143
Power management, 127
analytical analysis, 130
predictive techniques, 127
stochastic techniques, 127
Power states, 58, 105
transition overhead, 128, 140
wake-up latency, 128, 140
Index

Processor
- analytical modelling, 66, 72, 76
- CPI, 73
- cycle-accurate simulation, 66
- instruction set architecture, 66

R
Random heuristics, 32
Reconfigurable processors, 6, 165
Resource sharing, 148

Run-time
- management techniques, 39
- monitoring, 40
- prediction, 40, 106, 107, 132, 135
- workload variation, 101

Run-time adaptability
- feedback controllers, 40, 42, 57, 107, 112
- proactive controllers, 58

S
Scratchpad memories, 27
SDF, 10, 71
SIMD, 4
Single Instruction Multiple Data. See SIMD
StreamIt language, 10, 22, 31, 59, 158
Substring/Subsequence matching, 148
Synchronous Data Flow graph. See SDF

T
Tensilica, 75
- TIE language, 75
- XPRES tool, 75
- XT-XENERGY tool, 116
- Xtensa LX processor, 23, 36, 75
- XTMP environment, 75
Time-to-design, 10
Time-to-market, 10

U
Ubiquitous computing, 1

V
Very Long Instruction Word. See VLIW
Video resolutions, 2
VLIW, 4

W
Worst-case Pipelined MPSoC, 101, 102, 104, 105