Index

A
Acceleration, 75
Alfonso Íñiguez, xxiii
Architect
design, 36
verification, 35
Architectural Exploration, 58
Architectural Verification, 165
ARM926, 205
assertion, 46
Assertion based verification, 167
Assertion Based Verification, 63
Assertions, 44

B
black-box, 92
Block Verification, 45
brainstorming, 17, 85
Brainstorming, 87
Branch, 130
Bus Traffic, 120

C
cannot, xiii
cereal, 81
Chip Level Verification, 48
Chris Wieckardt, xxvi
Cloning, 141
closure
tracking, 6
Code Coverage, 117, 160, 192
constrained random stimulus, 11
Constrained Random Testing, 188, 194
Cost of Failure, 5

Coverage, 161
Assertion, 161
Checker, 161, 195
Code, 196
Co-Verification, 197
Crisis, 4
CVS, 129

D
death by status meeting, 13
Debug, 141, 148
hypothetical, 148
Debug coordinator, 39
Debug triage, 144
Design Engineer, 38
Design Manager, 34
design quality, 123
Design/System Architect, 36
Directed Testing, 187

E
e, 64
Egidio Pescari, xxii
Emulation, 75
evergeen
design, 96
engineers, xv
design, xv
entry level, xv
verification, xv
environment definition file, 132
Euclid, xix
eVC, 203
executable plan, 55
executable verification plan, 18
execution, 15
implementation, 21  
verification, 21  
Executive, 31  
Executives, xv

F
FASB, 7  
firmware, 63  
formal, 46, 65  
Formal, 169  
formal verification, 65  
Frank Ghenassia, xxvii  
functional coverage, 71  
Functional coverage, 43  
**Functional Coverage**, 118, 157, 192

G
Gabriele Zarri, xxi  
**Generic Software Adapter**, 210  
Gibberish, 190  
goal, 103

H
Hamilton Carter, xi

I
implementation execution, 21  
Incisive Enterprise Manager, 25  
integration verification, 98, 101  
**Integration Verification**, 47  
Iraklis Diamantidis, xxii  
ISO, 7

J
Jason Andrews, xxi  
Joseph Bulone, xxvii, 346

L
Laurent Ducouso, xxvii

M
Machine utilization, 125  
managers, xv  
design, xv  
verification, xv  
Mario Andretti, 3  
Marketing, 33  
Maslow, 9  
Mediterranean Sea, xix  
**Metric-driven Process**, 6  
Metric-driven Process Automation  
Tools, 52  
metrics, 18  
Metrics  
too many, 125  
milestone, 104  
milestones, 103  
Mixed Signal Verification, 73  
moderator, 89  
Monia Chiavacci, xxi

P
Paul Carzola, xxiv  
planning, 15  
Planning, 86  
PLANNING, 240  
planning session, 17, 84, 175, 185, 289  
Planning Session, 89  
Port, 214  
postmortem, 20  
process metrics, 143  
product intent, 42, 58, 82  
PSL, 64  
Pythagoras, xx

R
regression, 23  
bring-up, 116  
design quality, 121  
integration, 119  
revision management, 115, 123
Index

Regression, 113
Regression Management, 113, 114
Regressions coordinator, 39
response, 16
Response, 26
Revision, 115, 129
Tag, 134
Revision Control System, 129
Revision Tag, 131
Roger Witlox, xxvi
roles, 31
Ronald Heijmans, xxvi

S
sequences, 230
Sequences, 217
Shankar Hemmady, xi
Simulation, 70, 181
Snooping, 158
Software utilization, 125
Steve Brown, xxv
strategic metric, 29
Stubs, 216
Stylianos Diamantidis, xxii
Susan Peterson, xxiv
SVA, 65
System Level Verification, 48
SystemC, 163
SystemVerilog, 45

T
tactical metric, 29
Test-Based Coverage, 161
testbench, 70

Thanasis Oikonomou, xxiii
track
assertions, 67
transaction level modeling, 43
U
universal coverage database, 108

V
vComponents, 230
verification, 48
integration, 47
system level, 48
Verification, 3
block, 45
Verification
Architect/Methodologist, 35
verification engine execution, 21
verification engineer, 92
Verification Engineer, 37
Verification Hierarchy of Needs, 9
Verification Manager, 34
Verification Planning, 86, 201
Verilog, 45, 64, 181
VHDL, 45, 64, 181
view, 102
Visibility, 136
vProbes, 231

W
Waveform, 146
white-box, 100