A/D. See Analog-to-digital converter
AC scan, 208
Accuracy, 311, 321
ACPR. See Adjacent Channel Power
ADC. See Analog-to-digital converter
adCBIST, 325
Address decoder, 280, 285
column, 269
row, 269
Adjacent Channel Power, 338, 351
Analog bus, 305, 318, 326
Analog-to-digital converter, 302
Arbitrary Waveform Generator, 311
ATE. See Automatic Test Equipment
ATPG. See Automatic Test Pattern Generation
At-speed testing, 110, 193, 218
Automated Optical Inspection, 400
Automatic Test Equipment, 179
Automatic Test Pattern Generation, 113, 183, 217
Automatic X-Ray inspection, 402
AWG. See Arbitrary Waveform Generator
Backdrive, 394
Background patterns
blanket, 287
checkerboard, 287
Bandwidth, 141, 146, 153, 304, 319
Bed-of-nails, 378
BIRA. See Built-In Redundancy Analysis
BISR. See Built-In Self-Repair
BIST. See Built-In Self-Test
Bit line, 269
Board testing, 371
Boundary scan, 192, 229, 379, 394
Bounding logic, 226
Bring-up, 179
Bug, 77, 188
Built-In Redundancy Analysis, 266, 292
Built-In Self-Repair, 266, 292
Built-In Self-Test, 119, 181, 217, 265, 306
Burn-in, 33, 188
Byzantine generals, 13, 17
Calibration, 158, 303, 315, 331
CAM. See Content Addressable Memory
Capacitive leadframe testing, 389
Capture clock, 111
Channel length
effective, 45
modulation, 46
Characteristic impedance, 144
Characterization, 80, 98, 142, 179
Charge sharing, 82
Chemical Mechanical Polishing, 8
Clock domains, 223
Clock skew, 88
CMP. See Chemical Mechanical Polishing
Coherent sampling, 313, 331
Content Addressable Memory, 274
Copper, 8
Core, 191
firm, 219
hard, 219
soft, 219
Core Test Language, 194, 232
Core wrapper, 130
Correlation, 303, 323, 340, 365
Coupling, 157
Critical dimension, 53
Critical resistance, 5, 19, 58
Crosstalk
capacitive, 56
inductive, 56
CTL. See Core Test Language
Current ratios, 31, 68
Current signatures, 67
D/A. See Digital-to-analog converter
DAC. See Digital-to-analog converter
DC scan, 208
Debug, 77, 188
cost, 78, 84
Decoupling, 157
De-embedding, 340
Defect, 179
board, 372
bridge, 57
coverage, 196
open circuit, 57
universe, 373
Defect-oriented testing, 1
Delay testing, 72, 109
Delta I_{DSS}, 30, 68
Design-for-Testability, 179, 217, 267, 356, 379
Device Interface Board, 311, 342, 357
DFT. See Design-for-Testability
maturity, 191
Diagnosis, 186, 302, 319
DIB. See Device Interface Board
DIBL. See Drain Induced Barrier Lowering
Differential
impedance, 157
pair, 157
signal, 157
Digital Signal Processor, 304, 311
Digital-to-analog converter, 302
Digitizer, 311, 313, 322
Diode clamp, 160
Distortion, 306, 310, 314, 316, 319, 333
Drain Induced Barrier Lowering, 48
DRAM. See Dynamic Random Access Memory
DSP. See Digital Signal Processor
Dual port memory, 272
Dynamic Random Access Memory, 268
EDA. See Electronic Design Automation
Electronic Design Automation, 183
Embedded core, 194, 217
Encryption, 208
FA. See Failure analysis
Failure analysis, 186
Failures
parametric, 57
False call rate, 405
False fail, 405
False pass, 405
False path, 121, 242
Fault
analog, 307, 320
bridging, 13
coupling, 276
coverage, 307, 317
delay, 9, 21
diagnosis, 16
disturb, 277
gate delay, 24
injection, 252
model, 2, 52, 113, 268, 302, 320
neighborhood pattern sensitive, 276
parametric, 303, 309, 323
path delay, 24, 113
retention, 277
stuck-at, 16
stuck-open, 22
transition, 11, 113
FeRAM. See Ferroelectric RAM
Ferroelectric RAM, 297
FIB. See Focused Ion Beam
Field solver, 174
Filter, 302, 307
low-pass, 150
Final test, 186
Finite-element method, 174
First silicon, 179
FM discriminator, 350
Focused Ion Beam, 91
Force/measure, 311, 319
Force/sense, 311, 319
Functional test, 179, 302
Gallop patterns, 283
Gate oxide
capacitance, 47
ruptures, 59
thickness, 45
tunneling, 50
HABIST. See Histogram-based analog BIST
Half-splitting, 383
Handler, 338, 342
gravity-feed, 346
pick-and-place, 344
rotary, 344
strip, 345
Histogram-based analog BIST, 332
History effect, 295
HABIST. See Histogram-based analog BIST
Half-splitting, 383
Handler, 338, 342
gravity-feed, 346
pick-and-place, 344
rotary, 344
strip, 345
Histogram-based analog BIST, 332
History effect, 295
ICT. See In-Circuit Test
I_PDO, 2, 5, 27, 191, 322, 333
IEEE 1149.1, 86, 209, 228
IEEE 1149.4, 326
IEEE 1450. See Standard Test Interface Language
IEEE 1450.1, 195
IEEE 1450.6, 194
IEEE 1500, 130, 194, 217
Imaging
three-dimensional, 399
two-dimensional, 399, 402
In-Circuit Test, 378
Inspection testing, 399
Intellectual Property (IP) core, 218
Inter-clock domain paths, 223, 245
Internal logic analyzer, 85
IP3 Measurement, 351
IR drop, 56
IR noise, 57
Isolation, 226
Jitter, 173, 212, 310, 317, 340
Kelvin probe, 311
Knee frequency, 143
LADA. See Laser Assisted Device Alteration
Laser Assisted Device Alteration, 90
Laser Voltage Probing, 90
Launch clock, 111
LBIST. See Logic Built-In Self-Test
LCST. See Low Cost Structural Tester
Ldi/dt noise, 56
Leakage, 84, 95, 98
off-state, 46
Leakage failure, 26
LFSR. See Linear Feedback Shift Register
Linear Feedback Shift Register, 252
Linearity, 315, 324
Logic Built-In Self-Test, 182
Loop-around, 305, 318
Loss, 144
dielectric, 148
Low Cost Structural Tester, 182
Low V_{DD} testing, 72
LVP. See Laser Voltage Probing
MADBIST. See Mixed Analog Digital BIST
Magnetoresistive RAM, 297
Manufacturability, 78, 100
March patterns, 280
MBIST. See Memory Built-In Self-Test
Memory Built-In Self-Test, 181
Metal mousebites, 65
Metal slivers, 58
Microstrip, 155
MISR. See Multiple Input Signature Register
Mixed Analog Digital BIST, 324
MOSFET transistor, 43
MRAM. See Magnetoresistive RAM
Multi-cycle path, 121, 242
Multiple Input Signature Register, 202, 243, 306
NBTI. See Negative Bias Temperature Instability
N-detect test, 29, 38
Nearest neighbor test, 70
Negative Bias Temperature Instability, 51
Noise, 82, 90, 307, 321, 325
interconnect, 96
thermal, 304
Noise figure measurement, 349
Non-robust test, 115
OBIST. See Oscillation BIST
ODCS. See On Die Clock Shrink
Off-path, 111
On Die Clock Shrink, 85
OPC. See Optical Proximity Correction
Open circuit, 308
Operational amplifier, 389
Optical Proximity Correction, 10, 53
Oscillation BIST, 324
Ovonic memory, 297
Parallel Module Test, 226
Parameter variations, 44
Parametric Measurement Unit, 311
Parasitics, 143, 340, 359
Partial Moving Inversion, 285
PCB. See Printed Circuit Board
PCOLA/SOQ model, 372
Peripheral coverage, 17
Phase Locked Loop, 129, 302
Phase Noise Measurement, 350
Phase Shift Mask, 53
Phase shifter, 252
PICA. See Picosecond Imaging Circuit Analysis
Picosecond Imaging Circuit Analysis, 90
Ping-pong mode, 344
PLL. See Phase Locked Loop
PLLBIST, 332
PMVI. See Partial Moving Inversion
PMT. See Parallel Module Test
PMU. See Parametric Measurement Unit
Power distribution, 163
Pre-charge, 270
Precision, 311, 321
Printed Circuit Board, 142
Probe, 151
Probing, 79, 90
electron beam (e-beam), 90
Process variation, 10, 31
Propagation speed, 142
Pseudo-stuck-at, 35
PSM. See Phase Shift Mask
Race, 82, 92
Random doping fluctuations, 46
Reduced Pin Count Test, 192
Redundancy, 264, 292
Reflection, 143
Register file, 265
Re-seeding, 253
Resistive vias, 22, 63
Resolution, 310, 326
Retention testing, 266, 277, 286
RF detector, 349
RF source, 338
RF testing, 337
Rise time, 146
Robust test, 115
Routing, 154
RPCT. See Reduced Pin Count Test

Scaling
constant electric field, 46
constant supply voltage, 46
interconnect, 51

Scan, 86
collar, 233
model, 233
Self-checking, 243
Self-Test Using MISR and PRPG Structures, 252
SEMATECH, 30
Sense amplifier, 269
SER. See Soft Error Rate
Shmoo plot, 23, 82, 102, 201
Short
circuit, 308
isolation, 383
phantom, 383
testing, 375
unpowered short tests, 380
Sigma-delta, 301, 308, 313, 322
Signal fidelity, 146
Silicon debug, 77
Silicon On Insulator, 268
Simulation
2.5D, 362
2D, 174
3D, 341, 359
Skin effect, 147
Slow-to-fall, 193
Slow-to-fall fault, 111
Slow-to-rise, 193
Slow-to-rise fault, 111
SOC. See System-on-Chip
Socket, 143
Soft Error Rate, 269
SOI. See Silicon On Insulator
Source
current, 385
voltage, 385
S-parameter, 170, 352, 357, 362
Speedpath, 84, 92

Spice, 168
SRAM. See Static Random Access Memory
Standard Test Interface Language, 194
Static Random Access Memory, 265
STIL. See Standard Test Interface Language
Strained silicon, 268
Stress testing, 33
Stripline, 156
Structural test, 179, 302, 311, 324
STUMPS. See Self-Test Using MISR and PRPG Structures
Supply voltage fluctuations, 54
System-on-Chip, 218

TAP. See Test Access Port
TCAM. See Ternary CAM
TDR. See Time Domain Reflectometry
Temperature variation, 54
Termination, 143
differential, 162
matched, 145
Ternary CAM, 274
Test
board, 338
cost, 184, 337
coverage, 372, 376
fixture, 398
wrapper, 230
Test Access Port, 394
Test Resource Partitioning, 331
Third Order Intercept Point, 338
Threshold voltage roll-off, 49
Time Domain Reflectometry, 168
Time Resolved Emission, 90
Time-to-Market, 180
Time-to-Volume, 186
Time-to-Yield, 189
Trace, 142
Transmission line, 143
TRE. See Time Resolved Emission
TRP. See Test Resource Partitioning
TTM. See Time-to-Market
TTV. See Time-to-Volume
TTY. See Time-to-Yield

Under-sampling, 313, 331
Use model, 188

Validation, 185
electrical, 80
functional, 80
Vector Network Analyzer, 168
Very Low Voltage testing, 32
Via, 151, 378
VLV testing. See Very Low Voltage testing

VNA. See Vector Network Analyzer
Void, 9, 21

Wafer probe, 342, 359
Walking patterns, 283
Word line, 270

X-Ray
detector, 402
source, 402

Yield, 10, 179, 263
bug, 78
learning, 186
loss, 142