

Index

A

Array slits, 171, 172
Asymmetrical VSAT (A-VSAT), 110, 113, 114
Asymmetric coding, 330, 335, 347

B

Back ground pattern dependency (BPD), 214
Bad block, 352
BCH code, 22, 281, 287, 288, 296, 298, 300–303, 322, 324, 326, 328–331, 335
Belief propagation decoding, 304, 313, 337, 338
Berlekamp-Massey, 289, 291, 294, 299
BE-SONOS, 201, 203, 204, 210, 215, 216
BiCS array, 87, 90, 95, 100, 106, 107, 178, 181
Binary-input AWGN channel, 285, 318, 322
Binary symmetric channel, 300
Bit error rate (BER), 21, 125, 284, 285, 296, 305, 316, 318
Bit flipping decoding, 302, 340, 343
Bitline contacts, 119, 121, 164, 170, 180, 183, 186, 190, 193, 211
Bitline coupling, 64, 65, 69, 71, 77, 80
Bitline density, 174, 186
Bitline discharge, 213
Bitline parasitic capacitance, 71
Bitline pitch, 189
Bitline selector (BLS), 86, 90–92, 95, 96, 115, 130–132, 134, 143, 169, 174, 176, 178, 179, 181
Blocking layer, 38–40
Blocking oxide, 36, 40, 41, 43, 85, 96, 112
Boosted channel potential, 74
Bracket-shape, 190, 191
Bracket-shape BL contacts, 190, 191

C

Capacitive coupled, 67, 146
Cell-type string select transistor, 180
CG to FG contact, 69
Channel (CH), 129
Channel capacity, 198
Channel coding theorem, xix
Channel encoder, 293
Channel wrapped around by gate, 85
Check nodes, 302, 313, 314, 338–343
Chien, 252, 289, 293–295, 297, 299
Circulant, 304, 308, 309, 314
Coarse/fine programming, 15
Code rate, 283, 285, 287, 296, 300, 304, 322, 345, 347
Column of pillars, 186
Common source line (CSL), 204, 210, 211, 213, 215, 216
Consumer SSD, 18
Conventional Floating Gate (C-FG) Flash Cell, 77, 129, 131
Conventional Pillars (Hole), 169
Correction capability, 283, 286, 296, 298, 300, 302
Coupling dielectric, 204
Cross point array, 9
Cross point memory, 9
Cyclic code, 337

D

2.5D, 267, 269, 270
Density, bitline, 174
Density evolution, xxi
Depletion-mode, 78, 86
Detection capability, 286
Double-sided staircase structure, 92
Double-stair die stacking, 274

Dual control-gate with surrounding floating gate (DC-SF) flash cell, 55, 56, 57, 59, 146–148, 151, 362
 Dummy control gate (CG), 121, 160
 Dummy layers, 180
 Dummy wordline, 121, 160, 203

E

Edge disturb, 35, 36
 Electrical erase, 74–76
 Encoder, 290, 293, 294, 296, 298, 304, 305, 307, 309, 323
 Enterprise MLC, 12, 13
 Enterprise SSD, 5–7, 9, 12, 13, 15, 16, 18, 28, 316
 Erasable unit, 65
 Erase pulse, 31, 75
 Erase saturation, 37, 41, 43, 215
 Erase verify (EV), 75
 Erase voltage, 75, 82, 216
 Erratic bits, 30, 32
 Error correction codes (ECC), 13–15, 17, 21, 22, 24, 33, 60, 67, 193, 282–285, 289, 296, 319, 322, 352
 Error floor, 305, 311, 316, 317, 319, 322, 337–339, 345, 347
 Error locator polynomial, 289–292
 Extended sidewall control gate (ESCG) flash cell, 55, 57, 142, 148, 151, 152

F

Fan-out, 108, 113, 115, 179, 180, 184, 267, 269, 270
 Fan-out connections, 185, 189
 Fan-out of CGs, 115, 193
 Filler, 89
 FinFET, 200, 202
 Flash card, 5, 18, 19, 271
 Flash channel, 294, 323, 333, 334
 Flash controller, 12, 25
 Flash memory cards, 271
 Floating gate coupling, 60, 75
 Floorplan, 273
 Fowler Nordheim tunneling, 30, 32, 74

G

Galois field, 287, 290, 292
 Gate-all-around (GAA), 41, 199, 201
 Gate-induced drain leakage GIDL, 36, 216, 120
 Gate replacement, 115
 Generator matrix, 285, 304, 307, 308
 Ground select line (GSL), 204, 216

H

Hamming distance, 286, 334
 Hard decision, 285, 305, 338
 Hard decoding, 318
 High channel potential, 73
 Horizontal channel, 41, 77, 78, 85, 129, 158, 202, 204
 Horizontal channel and gate, 85
 Horizontal channel and vertical gate, 85
 Horizontal channel (HC-FG) flash cell, 157
 Hot hole injection HHI, 38

I

Incremental step pulse programming (ISPP) algorithm, 42
 Inhibit scheme, 73
 In-package electrical interconnects, 265
 Interpoly dielectric (IPD), 59, 67, 129, 146
 Inter wordline dielectric (IWD), 68, 69
 Inverted electrical S/D scheme, 142
 IPD layer, 68

K

Known Good Die, 268

L

Likelihood ratio (LR), 305
 Local self-boosting, 212
 Logical block, 262, 353, 355
 Logical page, 64, 67, 136, 356, 359
 Low-density parity-check (LDPC) codes, 22, 302–305, 307–311, 316, 318, 319, 321, 336–339, 341, 343, 345, 347

M

Macaroni body, 89, 90, 200
 Matrix ip-well, 75
 Metal mesh, 95, 136, 170
 Minimum Incremental Layer cost (MiLC), 207, 208, 211
 Min-sum decoding, 313, 314, 318
 Miscorrection probability, 299
 MLC, 11, 12, 20, 21, 31, 32, 34, 48, 53, 56, 57, 64, 71, 121, 160, 219, 254, 255, 296, 305, 338, 351, 372
 Monolithic Even-Odd rows of Pillars (MEOP), 182–184, 190, 193
 MRAM, 26
 Multi-channel, 293
 Multi-chip package (MCP), 24
 Multi-die, 24
 Multimediocard MMC, 2, 3, 5, 19, 24
 Multi-plane, 6

Multiple MEOPs, 183
Mutual information, 337

N

NVMe, 9, 14

O

Odd pillars, 174, 180, 183, 184
ONFI, 15, 20, 21
Out-package electrical interconnects, 265
Over programming, 214

P

Package fills, 265
Page buffer (PB), 65, 160, 162, 213, 273
Page size, 122, 174, 204, 359, 362–365, 369, 372
Paired even odd pillars, 183
Parallel BCH, 293, 296
Parasitic capacitance, 275
Parity bits, 283, 287, 288, 296
Parity-check matrix, 326, 327, 336, 338, 339, 341
Pass disturb, 34, 49, 74, 200, 219
PCIe, 2, 5–9, 14, 28
PCRAM, 26
P/E cycle, 30, 31, 34, 324, 330
Perfect code, 299
Peterson Estimation, 300
Pillar contact, 186
Pipe-shaped bit cost scalable (P-BICS), 85, 92, 95, 96, 100, 101, 106, 178, 180, 362
PN diodes, 208
Polysilicon channel, 89, 199, 200, 203, 218
Program after erase (PAE), 75
Program disturb, 34, 49, 74, 106, 121, 170, 171, 174, 183, 200, 214, 218
Program inhibit, 73, 215
Program pulse, 72, 125
Program saturation, 37
Program step, 81, 125
Program verify, 214, 218

Q

Quasi cyclic (QC) LDPC code, 304
QLC, 16, 22, 28, 64, 71, 319

R

Raw bit error rate (RBER), 282, 283, 293, 296
Read disturb, 33, 34, 43, 80, 106, 136, 170–172, 182, 184, 185, 189, 193, 212, 219
Read margin, 37, 75
ReRAM, 27, 249, 253, 350, 358, 367, 372
Row of pillars, 116, 183

S

Self boosted erase inhibit (SBEI), 74
Self boosted program inhibit (SBPI), 74
Self-boost program, 73
Self-boost program inhibit scheme, 73, 74
Sense amplifier (SA), 213, 250
Separated sidewall control gate (S-SCG) flash cell, 151, 152
Shallow trench insulation (STI), 68
Shannon limit, 284, 285, 302
Sidewall control pillar (SCP) flash cell, 155, 156
Side wall oxide (SWOX), 68, 69
Single gate vertical channel (SGVC), 201, 202
SLC, 11–13, 31, 48, 64, 71, 87, 305
Soft decision, 285, 338
Soft decoding, 302, 318, 319
SONOS, 36–39, 116, 121, 200, 215
Source line (SL), 70, 80, 130
Source line contact, 183, 186, 189
Source line overhead (SLOH), 193
Source line plate, 95, 96, 122, 135, 161, 184, 193
Source line selector (SLS), 86, 130
Split-bitline, 204, 209
SSL island-gate, 210
Stacked NAND, 78, 158
Staggered bitline contacts, 121, 186, 187
Staggered pillars, 121, 172, 175, 177, 178, 186, 193
Staircase die stacking, 273
Storage class memories, 26, 350
String select line (SSL), 73, 203, 216
String select transistor, 69, 180, 209
Syndrome, 286, 289–291, 294, 298
Systematic code, 286

T

Tanner graph, 302, 303, 311, 322, 338, 339, 341–343, 345, 347
Terabit cell array transistor (TCAT), 46, 362
Through silicon vias (TSV), 24–26, 264–266, 268–270, 275, 277
TLC, 11, 12, 16–18, 20–23, 28, 59, 64, 71, 122, 160, 220, 296, 305, 319, 322–330, 332, 333, 335
Toggle mode, 15
Trap assisted tunneling (TAT), 31
Trapping set, 316, 317, 338, 342, 343, 345
Tunnel dielectric, 241
Tunnel oxide (TOX), 68, 129

U

Unselected blocks, 74, 80, 216

Unselected wordline, [73](#)

U-shaped, [95](#)

V

Variables nodes, [313](#)

Verify operation, [31](#), [72](#)

Vertical channel and horizontal gate, [85](#)

Vertical channel NAND (VC-NAND), [41](#)

Vertical gate NAND (VG-NAND), [207](#)

Vertical recess array transistor (VRAT), [106](#)

Vertical source line contacts, [183](#), [188](#)

Vertical stacked array transistor (VSAT), [362](#)

V-NAND, [86](#), [106](#), [121](#), [122](#), [126](#)

W

Weighted probability, [299](#)

Wordline decoder, [65](#)

Z

Zig-zag die stacking, [274](#)

Z-VRAT (zigzag VRAT), [110](#)