

Bibliography

1. Michael G. Stabin, editor. *Interaction of Radiation with Matter*. Springer New York, New York, NY, 2007.
2. Brian R. Martin. *Nuclear and Particle Physics: An Introduction, 2nd Edition*. Wiley, 2009.
3. Ervin B. Podgorsak. *Radiation Physics for Medical Physicists*. Springer, 2010.
4. Friedel Weinert Daniel Greenberger, Klaus Hentschel. *Compendium of Quantum Physics*. Springer, 2009.
5. James E. Martin. *Physics for Radiation Protection: A Handbook, Second Edition*. Wiley, 2006.
6. R. C. Lacoë. Improving integrated circuit performance through the application of hardness-by-design methodology. *IEEE Transactions on Nuclear Science*, 55(4):1903–1925, Aug 2008.
7. J. R. Schwank, M. R. Shaneyfelt, D. M. Fleetwood, J. A. Felix, P. E. Dodd, P. Paillet, and V. Ferlet-Cavrois. Radiation effects in MOS oxides. *IEEE Transactions on Nuclear Science*, 55(4):1833–1853, Aug 2008.
8. R. C. Lacoë, J. V. Osborn, R. Koga, S. Brown, and D. C. Mayer. Application of hardness-by-design methodology to radiation-tolerant ASIC technologies. *IEEE Transactions on Nuclear Science*, 47(6):2334–2341, Dec 2000.
9. H. J. Barnaby. Total-ionizing-dose effects in modern CMOS technologies. *IEEE Transactions on Nuclear Science*, 53(6):3103–3121, Dec 2006.
10. N. S. Saks, D. B. Brown, and R. W. Rendell. Effects of switched gate bias on radiation-induced interface trap formation [MOS transistors]. *IEEE Transactions on Nuclear Science*, 38(6):1130–1139, Dec 1991.
11. S. N. Rashkeev, D. M. Fleetwood, R. D. Schrimpf, and S. T. Pantelides. Effects of hydrogen motion on interface trap formation and annealing. *IEEE Transactions on Nuclear Science*, 51(6):3158–3165, Dec 2004.
12. Kwok K. Ng Simon M. Sze. *Physics of Semiconductor Devices, 3rd Edition*. Wiley, 2006.
13. L. Ratti, L. Gaioni, M. Manghisoni, G. Traversi, and D. Pantano. Investigating degradation mechanisms in 130 nm and 90 nm commercial CMOS technologies exposed to up to 100 mrad ionizing radiation dose. In *2007 9th European Conference on Radiation and Its Effects on Components and Systems*, pages 1–9, Sept 2007.
14. S. Gerardin, M. Bagatin, D. Cornale, L. Ding, S. Mattiazzo, A. Paccagnella, F. Faccio, and S. Michelis. Enhancement of transistor-to-transistor variability due to total dose effects in 65-nm MOSFETs. *IEEE Transactions on Nuclear Science*, 62(6):2398–2403, Dec 2015.

15. A. Scarpa, A. Paccagnella, F. Montera, G. Ghibaudo, G. Pananakakis, G. Ghidini, and P. G. Fuochi. Ionizing radiation induced leakage current on ultra-thin gate oxides. *IEEE Transactions on Nuclear Science*, 44(6):1818–1825, Dec 1997.
16. F. Faccio, S. Michelis, D. Cornale, A. Paccagnella, and S. Gerardin. Radiation-induced short channel (RISCE) and narrow channel (RINCE) effects in 65 and 130 nm MOSFETs. *IEEE Transactions on Nuclear Science*, 62(6):2933–2940, Dec 2015.
17. F. Faccio and G. Cervelli. Radiation-induced edge effects in deep submicron CMOS transistors. *IEEE Transactions on Nuclear Science*, 52(6):2413–2420, Dec 2005.
18. A. H. Johnston, R. T. Swimm, G. R. Allen, and T. F. Miyahira. Total dose effects in CMOS trench isolation regions. *IEEE Transactions on Nuclear Science*, 56(4):1941–1949, Aug 2009.
19. Lihua Dai, Xiaonian Liu, Mengying Zhang, Leqing Zhang, Zhiyuan Hu, Dawei Bi, Zhengxuan Zhang, and Shichang Zou. Degradation induced by TID radiation and hot-carrier stress in 130-nm short channel PDSOI NMOSFETs. *Microelectronics Reliability*, 74:74–80, 2017.
20. M. Silvestri, S. Gerardin, A. Paccagnella, and F. Faccio. Degradation induced by x-ray irradiation and channel hot carrier stresses in 130-nm NMOSFETs with enclosed layout. *IEEE Transactions on Nuclear Science*, 55(6):3216–3223, Dec 2008.
21. M. Silvestri, S. Gerardin, A. Paccagnella, F. Faccio, and L. Gonella. Channel hot carrier stress on irradiated 130-nm NMOSFETs. *IEEE Transactions on Nuclear Science*, 55(4):1960–1967, Aug 2008.
22. G. Anelli, M. Campbell, M. Delmastro, F. Faccio, S. Floria, A. Giraldo, E. Heijne, P. Jarron, K. Kloukinas, A. Marchioro, P. Moreira, and W. Snoeys. Radiation tolerant vlsi circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspects. *IEEE Transactions on Nuclear Science*, 46(6):1690–1696, Dec 1999.
23. W. J. Snoeys, T. A. P. Gutierrez, and G. Anelli. A new NMOS layout structure for radiation tolerance. *IEEE Transactions on Nuclear Science*, 49(4):1829–1833, Aug 2002.
24. Miryala S. Kulis S. Christiansen J. Francisco R. Casas L.M.J., Ceresal D. and Gnani D. Characterization of radiation effects in 65nm digital circuits with the DRAD digital radiation test chip. In *Topical workshop on electronics for Particle Physics (TWEPP)*. IEEE, 26–30 Sept. 2016.
25. P. E. Dodd. Device simulation of charge collection and single-event upset. *IEEE Transactions on Nuclear Science*, 43(2):561–575, Apr 1996.
26. D. A. Black, W. H. Robinson, I. Z. Wilcox, D. B. Limbrick, and J. D. Black. Modeling of single event transients with dual double-exponential current sources: Implications for logic cell characterization. *IEEE Transactions on Nuclear Science*, 62(4):1540–1549, Aug 2015.
27. M. Mitrović, M. Hofbauer, B. Goll, K. Schneider-Hornstein, R. Swoboda, B. Steindl, K. O. Voss, and H. Zimmermann. Experimental investigation of single-event transient waveforms depending on transistor spacing and charge sharing in 65-nm CMOS. *IEEE Transactions on Nuclear Science*, 64(8):2136–2143, Aug 2017.
28. B. Narasimham, B. L. Bhuva, R. D. Schrimpf, L. W. Massengill, M. J. Gadlage, O. A. Amusan, W. T. Holman, A. F. Witulski, W. H. Robinson, J. D. Black, J. M. Benedetto, and P. H. Eaton. Characterization of digital single event transient pulse-widths in 130-nm and 90-nm CMOS technologies. *IEEE Transactions on Nuclear Science*, 54(6):2506–2511, Dec 2007.
29. P. E. Dodd, M. R. Shaneyfelt, J. A. Felix, and J. R. Schwank. Production and propagation of single-event transients in high-speed digital logic ICs. *IEEE Transactions on Nuclear Science*, 51(6):3278–3284, Dec 2004.
30. P. E. Dodd and L. W. Massengill. Basic mechanisms and modeling of single-event upset in digital microelectronics. *IEEE Transactions on Nuclear Science*, 50(3):583–602, June 2003.
31. R. García Alía, M. Brugger, S. Danzeca, V. Ferlet-Cavrois, C. Frost, R. Gaillard, J. Mekki, F. Saigné, A. Thornton, S. Uznanski, and F. Wrobel. SEL hardness assurance in a mixed radiation field. *IEEE Transactions on Nuclear Science*, 62(6):2555–2562, Dec 2015.
32. F. W. Sexton. Destructive single-event effects in semiconductor devices and ICs. *IEEE Transactions on Nuclear Science*, 50(3):603–621, June 2003.

33. P. E. Dodd, M. R. Shaneyfelt, J. R. Schwank, and J. A. Felix. Current and future challenges in radiation effects on CMOS electronics. *IEEE Transactions on Nuclear Science*, 57(4): 1747–1763, Aug 2010.
34. R. Terada and M. Watanabe. Error injection analysis for triple modular and penta-modular redundancies. In *2017 6th International Symposium on Next Generation Electronics (ISNE)*, pages 1–4, May 2017.
35. H. B. Wang, Y. Q. Li, L. Chen, L. X. Li, R. Liu, S. Baeg, N. Mahatme, B. L. Bhuvu, S. J. Wen, R. Wong, and R. Fung. An SEU-tolerant dice latch design with feedback transistors. *IEEE Transactions on Nuclear Science*, 62(2):548–554, April 2015.
36. J. E. Knudsen and L. T. Clark. An area and power efficient radiation hardened by design flip-flop. *IEEE Transactions on Nuclear Science*, 53(6):3392–3399, Dec 2006.
37. S. Kulis. Single event effects mitigation with TMRG tool. *Journal of Instrumentation*, 12(01):C01082, 2017.
38. R. W. Blaine, N. M. Atkinson, J. S. Kauppila, S. E. Armstrong, N. C. Hooten, T. D. Loveless, J. H. Warner, W. T. Holman, and L. W. Massengill. Differential charge cancellation (DCC) layout as an RHBD technique for bulk CMOS differential circuit design. *IEEE Transactions on Nuclear Science*, 59(6):2867–2871, Dec 2012.
39. O. A. Amusan, A. F. Witulski, L. W. Massengill, B. L. Bhuvu, P. R. Fleming, M. L. Alles, A. L. Sternberg, J. D. Black, and R. D. Schrimpf. Charge collection and charge sharing in a 130 nm CMOS technology. *IEEE Transactions on Nuclear Science*, 53(6):3253–3258, Dec 2006.
40. J. S. Kauppila, A. L. Sternberg, M. L. Alles, A. M. Francis, J. Holmes, O. A. Amusan, and L. W. Massengill. A bias-dependent single-event compact model implemented into BSIM4 and a 90 nm CMOS process design kit. *IEEE Transactions on Nuclear Science*, 56(6):3152–3157, Dec 2009.
41. J. Allison et al. Geant4 developments and applications. *IEEE Transactions on Nuclear Science*, 53(1):270–278, Feb 2006.
42. M. Raine, M. Gaillardin, P. Paillet, and O. Duhamel. Towards a generic representation of heavy ion tracks to be used in engineering see simulation tools. *IEEE Transactions on Nuclear Science*, 61(4):1791–1798, Aug 2014.
43. M. Alioto. Ultra-low power vlsi circuit design demystified and explained: A tutorial. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 59(1):3–29, Jan 2012.
44. P. R. Kinget. Scaling analog circuits into deep nanoscale CMOS: Obstacles and ways to overcome them. In *2015 IEEE Custom Integrated Circuits Conference (CICC)*, pages 1–8, Sept 2015.
45. X. Jiang, X. Jiang, P. Malcovati, V. Stojanovic, and T. Lizuka. F1: Digitally assisted analog and analog-assisted digital in high-performance scaled CMOS process. In *2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)*, pages 510–511, Feb 2014.
46. J. P. Jansson, P. Keränen, J. Kostamovaara, and A. Baschirotto. CMOS technology scaling advantages in time domain signal processing. In *2017 IEEE International Instrumentation and Measurement Technology Conference (I2MTC)*, pages 1–5, May 2017.
47. Stephan Henzler. *Time-to-Digital Converters*. Springer, 2010.
48. T. J. Yamaguchi, S. Komatsu, M. Abbas, K. Asada, N. N. Mai-Khanh, and J. Tandon. A CMOS flash TDC with 0.84–1.3 ps resolution using standard cells. In *2012 IEEE Radio Frequency Integrated Circuits Symposium*, pages 527–530, June 2012.
49. C. F. Bedoya, J. Marin, J. C. Oller, and C. Willmott. Electronics for the CMS muon drift tube chambers: The read-out minicrate. *IEEE Transactions on Nuclear Science*, 52(4):944–949, Aug 2005.
50. G. Cerminara. The drift tube system of the CMS experiment. *Nuclear Physics B - Proceedings Supplements*, 172:71–74, 2007. Proceedings of the 10th Topical Seminar on Innovative Particle and Radiation Detectors.
51. X. Llopert, M. Campbell, R. Dinapoli, D. San Segundo, and E. Pernigotti. Medipix2: A 64-k pixel readout chip with 55- μm square elements working in single photon counting mode. *IEEE Transactions on Nuclear Science*, 49(5):2279–2283, Oct 2002.

52. L. Blanquart, J. Richardson, K. Einsweiler, P. Fischer, E. Mandelli, G. Meddeler, and I. Peric. Fe-i2: a front-end readout chip designed in a commercial 0.25- μm process for the atlas pixel detector at LHC. *IEEE Transactions on Nuclear Science*, 51(4):1358–1364, Aug 2004.
53. V. Y. Panin, F. Kehren, C. Michel, and M. Casey. Fully 3-d pet reconstruction with system matrix derived from point source measurements. *IEEE Transactions on Medical Imaging*, 25(7):907–921, July 2006.
54. J. Langner. Development of a Parallel Computing Optimized Head Movement Correction Method in Positron Emission Tomography. Master of computer science thesis, University of Applied Sciences Dresden and Forschungszentrum Dresden-Rossendorf, 2003.
55. M. G. Strauss, R. Brenner, F. J. Lynch, and C. B. Morgan. 2-d position-sensitive scintillation detector for neutrons. *IEEE Transactions on Nuclear Science*, 28(1):800–806, Feb 1981.
56. C. Niclass, M. Soga, H. Matsubara, M. Ogawa, and M. Kagami. A 0.18- μm CMOS SoC for a 100-m-range 10-frame/s 200, *times*, 96-pixel time-of-flight depth sensor. *IEEE Journal of Solid-State Circuits*, 49(1):315–330, Jan 2014.
57. J. P. Jansson, V. Koskinen, A. Mantyniemi, and J. Kostamovaara. A multichannel high-precision CMOS time-to-digital converter for laser-scanner-based perception systems. *IEEE Transactions on Instrumentation and Measurement*, 61(9):2581–2590, Sept 2012.
58. Y. Cao, W. De Cock, M. Steyaert, and P. Leroux. Design and assessment of a 6 ps-resolution time-to-digital converter with 5 MGy gamma-dose tolerance for LIDAR application. *IEEE Transactions on Nuclear Science*, 59(4):1382–1389, Aug 2012.
59. R. B. Staszewski, J. L. Wallberg, S. Rezeq, Chih-Ming Hung, O. E. Eliezer, S. K. Vemulapalli, C. Fernando, K. Maggio, R. Staszewski, N. Barton, Meng-Chang Lee, P. Cruise, M. Entezari, K. Muhammad, and D. Leipold. All-digital PLL and transmitter for mobile phones. *IEEE Journal of Solid-State Circuits*, 40(12):2469–2482, Dec 2005.
60. Wu Gao, Deyuan Gao, Christine Hu Guo, and Yann Hu. Integrated high-resolution multi-channel time-to-digital converters (TDCs) for pet imaging, 01 2011.
61. T. Enami, S. Ninomiya, and M. Hashimoto. Statistical timing analysis considering spatially and temporally correlated dynamic power supply noise. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 28(4):541–553, April 2009.
62. T. Na, S. H. Woo, J. Kim, H. Jeong, and S. O. Jung. Comparative study of various latch-type sense amplifiers. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 22(2):425–429, Feb 2014.
63. J. A. McNeill. Jitter in ring oscillators. *IEEE Journal of Solid-State Circuits*, 32(6):870–879, Jun 1997.
64. P. Dudek, S. Szczepanski, and J. V. Hatfield. A high-resolution CMOS time-to-digital converter utilizing a vernier delay line. *IEEE Journal of Solid-State Circuits*, 35(2):240–247, Feb 2000.
65. J. Yu, F. F. Dai, and R. C. Jaeger. A 12-bit vernier ring time-to-digital converter in 0.13 *muhboxm* CMOS technology. *IEEE Journal of Solid-State Circuits*, 45(4):830–842, April 2010.
66. A. Liscidini, L. Vercesi, and R. Castello. Time to digital converter based on a 2-dimensions vernier architecture. In *2009 IEEE Custom Integrated Circuits Conference*, pages 45–48, Sept 2009.
67. J. Prinzie, M. Steyaert, and P. Leroux. A single shot TDC with 4.8 ps resolution in 40 nm CMOS for high energy physics applications. *Journal of Instrumentation*, 10(01):C01031, 2015.
68. S. Henzler, S. Koeppe, W. Kamp, H. Mulatz, and D. Schmitt-Landsiedel. 90nm 4.7ps-resolution 0.7-LSB single-shot precision and 19pj-per-shot local passive interpolation time-to-digital converter with on-chip characterization. In *2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers*, pages 548–635, Feb 2008.
69. C. Yao, F. Jonsson, J. Chen, and L. R. Zheng. A high-resolution time-to-digital converter based on parallel delay elements. In *2012 IEEE International Symposium on Circuits and Systems*, pages 3158–3161, May 2012.

70. A. Samarah and A. C. Carusone. A digital phase-locked loop with calibrated coarse and stochastic fine TDC. *IEEE Journal of Solid-State Circuits*, 48(8):1829–1841, Aug 2013.
71. J. P. Jansson, A. Mantyniemi, and J. Kostamovaara. Synchronization in a multilevel CMOS time-to-digital converter. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 56(8):1622–1634, Aug 2009.
72. Y. H. Seo, J. S. Kim, H. J. Park, and J. Y. Sim. A 0.63ps resolution, 11b pipeline TDC in 0.13 um CMOS. In *2011 Symposium on VLSI Circuits - Digest of Technical Papers*, pages 152–153, June 2011.
73. A. Elkholy, T. Anand, W. S. Choi, A. Elshazly, and P. K. Hanumolu. A 3.7 mw low-noise wide-bandwidth 4.5 GHz digital fractional-n PLL using time amplifier-based TDC. *IEEE Journal of Solid-State Circuits*, 50(4):867–881, April 2015.
74. J. Yu, F. F. Dai, and R. C. Jaeger. A 12-bit vernier ring time-to-digital converter in 0.13 *muhboxm* CMOS technology. *IEEE Journal of Solid-State Circuits*, 45(4):830–842, April 2010.
75. Dietrich Schlichthärle. *Oversampling and Noise Shaping*, pages 469–491. Springer Berlin Heidelberg, Berlin, Heidelberg, 2011.
76. M. Z. Straayer and M. H. Perrott. A multi-path gated ring oscillator TDC with first-order noise shaping. *IEEE Journal of Solid-State Circuits*, 44(4):1089–1098, April 2009.
77. K. Okuno, T. Konishi, S. Izumi, M. Yoshimoto, and H. Kawaguchi. A 62-db SNDR second-order gated ring oscillator TDC with two-stage dynamic d-type flipflops as a quantization noise propagator. In *10th IEEE International NEWCAS Conference*, pages 289–292, June 2012.
78. Y. Cao, W. De Cock, M. Steyaert, and P. Leroux. 1-1-1 mash *deltasigma* time-to-digital converters with 6 ps resolution and third-order noise-shaping. *IEEE Journal of Solid-State Circuits*, 47(9):2093–2106, Sept 2012.
79. S. Ito, S. Nishimura, H. Kobayashi, S. Uemori, Y. Tan, N. Takai, T. J. Yamaguchi, and K. Niitsu. Stochastic TDC architecture with self-calibration. In *2010 IEEE Asia Pacific Conference on Circuits and Systems*, pages 1027–1030, Dec 2010.
80. Xilinx 7 series FPGAs configurable logic block : https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf.
81. S. Y. Wang, J. Wu, S. H. Yao, and W. C. Chang. A field-programmable gate array (FPGA) TDC for the Fermilab Seaquest (e906) experiment and its test with a novel external wave union launcher. *IEEE Transactions on Nuclear Science*, 61(6):3592–3598, Dec 2014.
82. Bram De Muer and Michiel Steyaert. *CMOS Fractional-N Synthesizers*. Springer US, 2003.
83. J. W. Moon, K. C. Choi, and W. Y. Choi. A 0.4-v, 90 to 350-MHz PLL with an active loop-filter charge pump. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 61(5):319–323, May 2014.
84. Behzad Razavi. *RF Microelectronics (2Nd Edition) (Prentice Hall Communications Engineering and Emerging Technologies Series)*. Prentice Hall Press, Upper Saddle River, NJ, USA, 2nd edition, 2011.
85. S. K. Garg and B. Singh. A novel design of an efficient low power phase frequency detector for delay locked loop. In *2016 IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)*, pages 1–4, July 2016.
86. Behzad Razavi. *Designing BangBang PLLs for Clock and Data Recovery in Serial Data Transmission Systems*, pages 34–45. Wiley-IEEE Press, 2003.
87. Jri Lee, K. S. Kundert, and B. Razavi. Analysis and modeling of bang-bang clock and data recovery circuits. *IEEE Journal of Solid-State Circuits*, 39(9):1571–1580, Sept 2004.
88. C. Hangmann, I. Wüllner, C. Hedayat, and U. Hilleringmann. Modeling and characterization of CP-PLL phase noise in presence of dead zone. In *2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)*, pages 349–352, June 2014.
89. A. Samarah and A. C. Carusone. Cycle-slipping pull-in range of bang-bang PLLs. In *2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)*, pages 1–4, June 2015.

90. V. S. Sadeghi, H. Miar Naimi, and M. P. Kennedy. The role of charge pump mismatch in the generation of integer boundary spurs in fractional- n frequency synthesizers: Why worse can be better. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 60(12):862–866, Dec 2013.
91. H. Shao, K. Lin, B. Wang, C. Chen, F. Gao, F. Huang, and X. Wang. A high-performance charge pump with improved static and dynamic matching characteristic. In *2015 IEEE 11th International Conference on ASIC (ASICON)*, pages 1–4, Nov 2015.
92. C. Zhang, T. Au, and M. Syrzycki. A high performance NMOS-switch high swing cascode charge pump for phase-locked loops. In *2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)*, pages 554–557, Aug 2012.
93. J. Prinzie, J. Christiaensen, P. Moreira, M. Steyaert, and P. Leroux. A low noise clock generator for high-resolution time-to-digital convertors. *Journal of Instrumentation*, 11(02):C02038, 2016.
94. Y. S. Park, D. h. Kwon, K. C. Choi, and W. Y. Choi. Multi-band VCO PLL with continuously maintained optimum VCO control voltage. *Electronics Letters*, 50(12):857–859, June 2014.
95. A. Sheikholeslami. Source degeneration [circuit intuitions]. *IEEE Solid-State Circuits Magazine*, 6(3):5–6, Summer 2014.
96. A. Dyskin and I. Kallfass. Source degeneration as series-series feedback. In *2015 IEEE International Conference on Microwaves, Communications, Antennas and Electronic Systems (COMCAS)*, pages 1–3, Nov 2015.
97. C. T. Charles and D. J. Allstot. A buffered charge pump with zero charge sharing. In *2008 IEEE International Symposium on Circuits and Systems*, pages 2633–2636, May 2008.
98. K. Arshak, O. Abubaker, and E. Jafer. Improved charge pump for reduced clock feed through and charge sharing suppression. In *Proceedings of the Fifth IEEE International Caracas Conference on Devices, Circuits and Systems, 2004.*, volume 1, pages 192–194, Nov 2004.
99. J. Luo, L. Zhang, L. Zhang, Y. Wang, and Z. Yu. Behavioral analysis and optimization of CMOS CML dividers for millimeter-wave applications. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 62(3):256–260, March 2015.
100. Lutz von Wangenheim. On the Barkhausen and Nyquist stability criteria. *Analog Integrated Circuits and Signal Processing*, 66(1):139–141, Jan 2011.
101. M. Tiebout. Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS. *IEEE Journal of Solid-State Circuits*, 36(7):1018–1024, Jul 2001.
102. D. Ham and A. Hajimiri. Concepts and methods in optimization of integrated LC VCOs. *IEEE Journal of Solid-State Circuits*, 36(6):896–909, Jun 2001.
103. Behzad Razavi. *A Study of Phase Noise in CMOS Oscillators*, pages 176–188. Wiley-IEEE Press, 2003.
104. S. Cui, B. Banerjee, and V. Acharya. A linearized current-controlled oscillator for ultra-low power wideband and cognitive radios. In *2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)*, pages 146–149, Aug 2012.
105. D. B. Leeson. A simple model of feedback oscillator noise spectrum. *Proceedings of the IEEE*, 54(2):329–330, Feb 1966.
106. A. A. Abidi. Phase noise and jitter in CMOS ring oscillators. *IEEE Journal of Solid-State Circuits*, 41(8):1803–1816, Aug 2006.
107. J. Craninckx and M. Steyaert. Low-noise voltage-controlled oscillators using enhanced LC-tanks. *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, 42(12):794–804, Dec 1995.
108. A. Hajimiri and T. H. Lee. Design issues in CMOS differential LC oscillators. *IEEE Journal of Solid-State Circuits*, 34(5):717–724, May 1999.
109. A. Hajimiri and T. H. Lee. A general theory of phase noise in electrical oscillators. *IEEE Journal of Solid-State Circuits*, 33(2):179–194, Feb 1998.
110. Ali Hajimiri and Thomas H Lee. *The Design of Low Noise Oscillators*. Springer US, 1999.
111. A. Hajimiri, S. Limotyrakis, and T. H. Lee. Jitter and phase noise in ring oscillators. *IEEE Journal of Solid-State Circuits*, 34(6):790–804, Jun 1999.

112. K. Kundert. Predicting the phase noise and jitter of PLL-based frequency synthesizers : <http://www.designers-guide.org/analysis/PLLnoise+jitter.pdf>.
113. Adem Aktas and Mohammed Ismail. *PLL Phase Noise Analysis*, pages 21–40. Springer US, Boston, MA, 2004.
114. J. Phillips and K. Kundert. An introduction to cyclostationary noise. <http://www.designers-guide.org/theory/cyclo-presno.pdf>.
115. X. Gao, E. A. M. Klumperink, P. F. J. Geraedts, and B. Nauta. Jitter analysis and a benchmarking figure-of-merit for phase-locked loops. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 56(2):117–121, Feb 2009.
116. K Klein. The Phase-2 Upgrade of the CMS Tracker. Technical Report CERN-LHCC-2017-009. CMS-TDR-014, CERN, Geneva, Jun 2017.
117. D De Gruttola. Particle identification with the ALICE time-of-flight detector at the LHC. *Journal of Instrumentation*, 9(10):C10019, 2014.
118. Aida Todri, M Turqueti, Ryan Rivera, and Simon Kwan. Power distribution studies for CMS forward tracker. In *IEEE Nuclear Science Symposium Conference Record*, pages 1208–1211, 12 2009.
119. O. Popescu. Power budgets for cubesat radios to support ground communications and inter-satellite links. *IEEE Access*, 5:12618–12625, 2017.
120. J. R. Jenness. Radiative cooling of satellite-borne electronic components. *Proceedings of the IRE*, 48(4):641–643, April 1960.
121. L. Perktold and J. Christiansen. A fine time-resolution 3 ps-rms time-to-digital converter for highly integrated designs. In *2013 IEEE International Instrumentation and Measurement Technology Conference (I2MTC)*, pages 1092–1097, May 2013.
122. C. Ljuslin, J. Christiansen, A. Marchioro, and O. Klingsheim. An integrated 16-channel CMOS time to digital converter. *IEEE Transactions on Nuclear Science*, 41(4):1104–1108, Aug 1994.
123. M. J. E. Lee, W. J. Dally, T. Greer, Hiok-Tiaq Ng, R. Farjad-Rad, J. Poulton, and R. Senthinathan. Jitter transfer characteristics of delay-locked loops - theories and design techniques. *IEEE Journal of Solid-State Circuits*, 38(4):614–621, Apr 2003.
124. G. Marucci, S. Levantino, P. Maffezzoni, and C. Samori. Analysis and design of low-jitter digital bang-bang phase-locked loops. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 61(1):26–36, Jan 2014.
125. R. Nonis, W. Grollitsch, T. Santa, D. Cherniak, and N. D. Dalt. A 2.4psrms-jitter digital PLL with multi-output bang-bang phase detector and phase-interpolator-based fractional-n divider. In *2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers*, pages 356–357, Feb 2013.
126. Y. H. Moon, I. S. Kong, Y. S. Ryu, and J. K. Kang. A 2.2-mw 135-MHz false-lock-free dll for display interface in 0.15- μm CMOS. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 61(8):554–558, Aug 2014.
127. J. Verbeeck, M. Van Uffelen, M. S. J. Steyaert, and P. Leroux. Design of a MGy tolerant instrumentation amplifier using a correlated double sampling technique in 130 nm CMOS. In *2011 12th European Conference on Radiation and Its Effects on Components and Systems*, pages 156–159, Sept 2011.
128. Masaya Miyahara, Yusuke Asada, Daehwa Paik, and Akira Matsuzawa. A low-noise self-calibrating dynamic comparator for high-speed ADCs. In *2008 IEEE Asian Solid-State Circuits Conference*, pages 269–272, Nov 2008.
129. M. Lee and A. A. Abidi. A 9 b, 1.25 ps resolution coarse fine time-to-digital converter in 90 nm CMOS that amplifies a time residue. *IEEE Journal of Solid-State Circuits*, 43(4):769–777, April 2008.
130. R. B. Staszewski, S. Vemulapalli, P. Vallur, J. Wallberg, and P. T. Balsara. 1.3 v 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 53(3):220–224, March 2006.
131. J. S. Kim, Y. H. Seo, Y. Suh, H. J. Park, and J. Y. Sim. A 300-ms/s, 1.76-ps-resolution, 10-b asynchronous pipelined time-to-digital converter with on-chip digital background calibration in 0.13- μm CMOS. *IEEE Journal of Solid-State Circuits*, 48(2):516–526, Feb 2013.

132. J. Prinzie, M. Steyaert, and P. Leroux. A self-calibrated bang bang phase detector for low-offset time signal processing. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 63(5):453–457, May 2016.
133. Ricardo Reis, Yu Cao, and Gilson Wirth. *Circuit Design for Reliability*. Springer-Verlag New York, 2015.
134. T. P. Wang and S. Y. Wang. A low-voltage low-power low-phase-noise wide-tuning-range 0.18- μm CMOS VCO with high-performance FOMT of 196.3 dbc/hz. In *2013 IEEE MTT-S International Microwave Symposium Digest (MTT)*, pages 1–4, June 2013.
135. Hongda Zheng, Dongxu Yang, Dajie Zeng, Li Zhang, and Zhiping Yu. Design of a 24GHz wide tuning-range VCO with optimized switches in resonator. In *2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC)*, pages 1–4, Dec 2010.
136. D. S. Lee, J. H. Jang, H. G. Park, Y. Pu, K. C. Hwang, Y. Yang, M. K. Seo, and K. Y. Lee. A wide-locking-range dual injection-locked frequency divider with an automatic frequency calibration loop in 65-nm CMOS. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 62(4):327–331, April 2015.
137. S. J. Horst, S. D. Phillips, J. D. Cressler, K. Kruckmeyer, R. Eddy, A. Aude, P. O’Farrell, B. Zhang, E. Wilcox, and K. LaBel. A study of total dose mitigation approaches for charge pumps in phase-locked loop applications. *IEEE Transactions on Nuclear Science*, 58(6): 3038–3045, Dec 2011.
138. T. D. Loveless, L. W. Massengill, W. T. Holman, B. L. Bhuvu, D. McMorrow, and J. H. Warner. A generalized linear model for single event transient propagation in phase-locked loops. *IEEE Transactions on Nuclear Science*, 57(5):2933–2947, Oct 2010.
139. Z. Chen, M. Lin, Y. Zheng, Z. Wei, S. Huang, and S. Zou. Single-event transient characterization of a radiation-tolerant charge-pump phase-locked loop fabricated in 130 nm PD-SOI technology. *IEEE Transactions on Nuclear Science*, 63(4):2402–2408, Aug 2016.
140. T. D. Loveless, L. W. Massengill, B. L. Bhuvu, W. T. Holman, R. A. Reed, D. McMorrow, J. S. Melinger, and P. Jenkins. A single-event-hardened phase-locked loop fabricated in 130 nm CMOS. *IEEE Transactions on Nuclear Science*, 54(6):2012–2020, Dec 2007.
141. V. Prasad and S. Sandya. Single event transient tolerant high speed phase frequency detector for pll based frequency synthesizer. In *International Conference on Circuits, Communication, Control and Computing*, pages 77–80, Nov 2014.
142. S. J. Horst, S. D. Phillips, P. Saha, J. D. Cressler, D. McMorrow, and P. Marshall. A theory of single-event transient response in cross-coupled negative resistance oscillators. *IEEE Transactions on Nuclear Science*, 57(6):3349–3357, Dec 2010.
143. S. M. Jung and J. M. Roveda. A radiation-hardened-by-design phase-locked loop using feedback voltage controlled oscillator. In *Sixteenth International Symposium on Quality Electronic Design*, pages 103–106, March 2015.
144. T. Wang, K. Wang, L. Chen, A. Dinh, B. Bhuvu, and R. Shuler. A RHBD LC-tank oscillator design tolerant to single-event transients. *IEEE Transactions on Nuclear Science*, 57(6): 3620–3625, Dec 2010.
145. Y. Boulghassoul, L. W. Massengill, A. L. Sternberg, and B. L. Bhuvu. Effects of technology scaling on the set sensitivity of RF CMOS voltage-controlled oscillators. *IEEE Transactions on Nuclear Science*, 52(6):2426–2432, Dec 2005.
146. J. G. Maneatis. Low-jitter process-independent DLL and PLL based on self-biased techniques. *IEEE Journal of Solid-State Circuits*, 31(11):1723–1732, Nov 1996.
147. P. C. Huang, W. S. Chang, and T. C. Lee. 21.2 a 2.3GHz fractional-n dividerless phase-locked loop with -112dbc/hz in-band phase noise. In *2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)*, pages 362–363, Feb 2014.
148. Pin-En Su and S. Pamarti. A 2-mhz bandwidth fractional-n synthesizer based on a fractional frequency divider with digital spur suppression. In *2010 IEEE Radio Frequency Integrated Circuits Symposium*, pages 413–416, May 2010.
149. D. Tasca, M. Zanuso, G. Marzin, S. Levantino, C. Samori, and A. L. Lacaita. A 2.9 to 4.0-GHz fractional-n digital PLL with bang-bang phase detector and 560-fs rms integrated jitter at 4.5-mw power. *IEEE Journal of Solid-State Circuits*, 46(12):2745–2758, Dec 2011.

150. CERN. <http://proj-xraymic.web.cern.ch/proj-xraymic/>.
151. P. Andreani and S. Mattisson. On the use of MOS varactors in RF VCOs. *IEEE Journal of Solid-State Circuits*, 35(6):905–910, June 2000.
152. R. L. Bunch and S. Raman. Large-signal analysis of MOS varactors in CMOS -gm LC VCOs. *IEEE Journal of Solid-State Circuits*, 38(8):1325–1332, Aug 2003.
153. M. Menouni, M. Barbero, F. Bompard, S. Bonacini, D. Fougeron, R. Gaglione, A. Rozanov, P. Valerio, and A. Wang. 1-grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades. *Journal of Instrumentation*, 10(05):C05009, 2015.
154. Farshid Samii Amlashi, Adib Abrishamifar, and Reza Ebrahimi Atani. Jitter peaking investigation in charge pump based clock and data recovery circuits. In *AFRICON 2007*, pages 1–6, Sept 2007.
155. D. McMorro, W. T. Lotshaw, J. S. Melinger, S. Buchner, Y. Boulghassoul, L. W. Massengill, and R. L. Pease. Three-dimensional mapping of single-event effects using two photon absorption. *IEEE Transactions on Nuclear Science*, 50(6):2199–2207, Dec 2003.
156. M. Newton, B. Danger, H. Wang, L. Chen, D. M. Hiemstra, and V. Kirischian. Two photon absorption laser facility for single event effect testing. In *2016 IEEE Radiation Effects Data Workshop (REDW)*, pages 1–5, July 2016.
157. T. D. Loveless, B. D. Olson, B. L. Bhuva, W. T. Holman, C. C. Hafer, and L. W. Massengill. Analysis of single-event transients in integer- n frequency dividers and hardness assurance implications for phase-locked loops. *IEEE Transactions on Nuclear Science*, 56(6):3489–3498, Dec 2009.
158. J. Prinzie, M. Steyaert, P. Leroux, J. Christiansen, and P. Moreira. A single-event upset robust, 2.2 GHz to 3.2 GHz, 345 fs jitter PLL with triple-modular redundant phase detector in 65 nm CMOS. In *2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)*, pages 285–288, Nov 2016.
159. J. Prinzie, J. Christiansen, P. Moreira, M. Steyaert, and P. Leroux. Comparison of a 65 nm CMOS ring- and LC-oscillator based PLL in terms of TID and SEU sensitivity. *IEEE Transactions on Nuclear Science*, 64(1):245–252, Jan 2017.

Index

A

- AC-coupling, 147
- All-digital phase locked loops (ADPLLs), 27–28, 49, 163
- Annealing, 123, 124, 126, 128
- Application specific integrated circuit (ASIC), 40
- Automatic frequency calibration (AFC), 111–113, 160

B

- Bandgap, 2, 4, 6
- Bandwidth (BW), 41, 46, 47, 51, 67, 69, 87, 88, 99, 101, 102, 105, 114–115, 119, 121, 127, 128, 132, 143, 151, 157
- Bang-bang phase detector (BBPDs), 47, 49, 74–76, 84–91, 94, 156–158
 - combination with PFD, 76–78
 - limit cycle, 75
 - output, 74
 - startup-and lock characteristics, 75
 - static phase offsets
 - origin, 84–85
 - removal, 85–88
- Barkhausen criterion, 54
- BBPDs, *see* Bang-bang phase detector
- Binary search, 112
- Bremsstrahlung, 2
- Bubble, 81, 82
- Buried oxide (BOX), 163

C

- Calibration, 32, 72, 84–89, 91, 92, 94, 112, 159, 160, 162
- Cascode, 52
- CDR circuits, *see* Clock-data recovery circuits
- CERN
 - radiation hardened optical transceiver project, 161
 - 64-channel TDC with 3 ps resolution project, 161–162
- Charge-pump, 27, 44, 45, 47–53, 66–70, 73–77, 85, 87, 89–91, 98–103, 105, 109, 110, 113, 115, 119, 121, 127, 131, 132, 137, 138, 148, 150, 156, 157, 163
- Charge-pump PLLs
 - bang-bang phase detectors, 49
 - charge-pump, loop filter, 44, 67–68
 - average slope, 50
 - biasing circuit, 51
 - charge sharing, 53
 - CMOS charge pump implementation, 51–52
 - concept, 49
 - current sources, 51
 - dual path providing constant flow of current, 51–52
 - open loop PLL bandwidth, 51
 - open loop transfer function, 51
 - output charge integration on a capacitor, 49

- Charge-pump PLLs (*cont.*)
 - output impedance, 52
 - second order loop filter, 51
 - source degenerated current sources, 52
 - spurs, 50–51
 - static phase offset, 50
 - transient behavior, 53
 - voltage increase, 50
 - dividers, 53, 54
 - LC-tank oscillator, 157
 - PFD, 47–49
 - phase detectors, 47
 - Charge sharing, 17, 53
 - Charge trapping mechanism, 5–7
 - Clock-data recovery (CDR) circuits, 43, 49, 158, 161
 - Clock generators, 155
 - design, 64-channel TDC SoC, 157
 - future work, 163–164
 - industrial valorization
 - frequency synthesizers, radiation tolerant wireless links, 161
 - for high-resolution TDCs, 160
 - high-speed serial communication links, 160
 - low noise clock generators, space applications, 160–161
 - nuclear and space industry, 162
 - PLL, 161–162
 - Clock synthesizers
 - jitter and phase-noise
 - definitions, 59–62
 - phase noise in LC-tank oscillators, 62–65
 - phase noise spectrum, 66
 - oscillators
 - LC-oscillators, 55–57
 - oscillation criteria, 54–55
 - output voltage signal, 54
 - ring oscillators, 57–59
 - performance parameters, 69–70
 - phase-noise in PLLs
 - charge-pump, loop filter, 67–68
 - noise transfer function, 66
 - oscillator, 68–69
 - reference clock phase noise, 67
 - spurious tones, 69
 - PLL
 - block diagram, 44
 - charge-pump based PLLs, 44, 47–54
 - components, 43
 - frequency lock, 44
 - passive loop filter, 44
 - phase-domain model, 45–47
 - CMOS, 1–21, 33, 36, 40, 41, 51, 53, 57, 58, 80, 89, 90, 94, 95, 99–106, 110, 121, 123–143, 148, 155–157, 162, 163
 - inverter, 13
 - scaling, 21, 41, 156, 162
 - transistors, 5–7
 - CMOS PLLs
 - single-event effects (*see* Single-event effects)
 - TID effects
 - annealing, 123
 - LC-oscillator PLL (*see* LC-oscillator)
 - PLL phase noise, 127–128
 - ring oscillator, 126–127
 - X-ray irradiation, 123
 - Coarse-fine TDCs, 36
 - Compton scattering, 3
 - Coulomb collision, 2
 - Coulomb force, 2, 3
 - Coulomb force interaction, 2
 - Counter (CTR), 37–39, 53, 54, 80, 82–84, 91, 96, 103, 112, 129, 130, 141, 159
 - Cross section, 4, 7, 8, 14–16, 24, 25, 109, 130, 132, 136–140, 142, 143, 147, 152, 153, 158, 164
 - Current mode logic (CML), 53, 99, 140–141
 - Current starved delay cell, 58, 898
 - Cycle slips, 78, 103, 110, 140
 - Cyclotron, 128, 130, 141
- D**
- DAC, *see* Digital to analog converter
 - Deadzone, 48, 76, 77, 91, 157
 - Delay cell resistive interpolation, 80
 - Delay-line based TDCs
 - constant for circuit architecture, 33–34
 - differential delay cell, 33
 - dynamic range, 32
 - jitter, 32
 - single ended CMOS inverter, 33
 - single-ended inverter, 33
 - Delay locked loop (DLL), 32, 36, 73, 156
 - block diagram, 73, 76
 - channeling and basic readout interfaces, 80–84
 - closed loop transfer function, 74
 - with double phase detector, 76–78
 - drawbacks, 74–75
 - experimental results, 90–94
 - gain, 73
 - linear phase detector, 74, 75
 - low offset bang-bang phase detector, 84–90
 - non-linear bang-bang phase detector, 74

- open loop transfer function, 73
- peak-to-peak jitter, 75
- SoC blocks, 97
- 3-tap TDC phase detector, 77
- time constant of loop, 74
- timing generator linearity, 78–80
- Depletion charge, 125
- Depletion layer, 11, 12, 138
- Detector, 24–26, 47, 48, 71, 75–77, 81, 85, 86, 88, 94, 97, 157, 158, 161
- DICE, 16, 17
- DICE latch based flip-flops, 16
- Differential circuit, 34, 58
- Differential non-linearity (DNL), 31, 33, 40, 78, 91, 94–96, 157
- Digital bit masking, 15
- Digital circuit, 9, 13–15, 17, 19, 21, 42, 60, 69, 106, 157
- Digitally-controlled oscillator (DCO), 27
- Digital to analog converter (DAC), 37, 51, 100
- Digital cells, 9
- Direct radiation, 2
- Divider, 43–45, 53, 54, 69, 103–104, 110, 111, 121, 132, 140–141, 157, 161
- DLL, *see* Delay locked loop
- DNL, *see* Differential non-linearity
- DRC rules, 9
- Drift tube, 24, 25
- Drive current, 9, 77, 100, 126
- Dynamic range (DR), 22, 32, 35–37, 40, 80, 82, 83, 91, 95, 96, 159, 160
- E**
- Einstein's theory, 3
- Electromagnetic radiation, 3–4
- Electron, 2–4, 26
- Electron-hole pair, 4, 5, 11, 12, 19, 134, 156
- Electron ionization, 2
- EM simulation, 108
- Enclosed layout transistors (ELTs), 9
- Error correction, 15, 37, 160
- F**
- Fault injection, 19
- FDSOI, *see* Fully depleted SOI
- Field programmable gate arrays (FPGA), 40–41, 128–131, 139, 141, 143, 163
- FIFO, 129
- Figure-of-merits (FOMs), 69–70
- Finite state machine/4-state finite state machine (FSM), 103
- Flash TDC, 23–24, 31, 32, 35
- FOMs, *see* Figure-of-merits
- FPGA, *see* Field programmable gate arrays
- Frequency synthesizers, 43, 44, 145–154, 156, 161, 163
- Front-end, 24, 25
- FSM, *see* Finite state machine/4-state finite state machine (FSM)
- Fully depleted SOI (FDSOI), 163
- Funnel, 12
- G**
- Gain error, 31–32
- Gamma ray, 3
- Gated ring-oscillator (GRO), 38–39
- H**
- Heavy ion tests, 132, 135, 136, 142, 143, 153, 164
- High-energy physics, 24–25
- Hopping mechanism, 5
- Hot carrier injection, 8
- Hybrid phase detector, 75–77, 94, 156, 158
- I**
- Impulse response, 54, 64, 102, 105, 138, 139, 156
- Impulse sensitive function (ISF), 64–66, 105, 106, 156
- Indirect ionization, 4
- Industrial valorization
 - clock generators
 - frequency synthesizers, radiation tolerant wireless links, 161
 - for high-resolution TDCs, 160
 - high-speed serial communication links, 160
 - low noise clock generators, space applications, 160–161
 - nuclear and space industry, 162
 - PLL, 161–162
 - TDCs
 - applications, 158
 - crystal oscillator, 159
 - high-energy particle detectors, 159
 - high resolution medical imaging systems, 159
 - LIDAR in space applications, 159
 - PLL, 159–160
- Integral non-linearity (INL), 31, 32, 78, 79, 91, 94–96, 157
- Interface traps, 7, 10
- Ionization, 1–4, 19

- Ionizing radiation, 1–3, 5, 36, 37, 72, 78, 79, 146, 147, 153, 163, 164
- ISF, *see* Impulse sensitive function
- J**
- Jitter, 28–30, 32, 33, 35, 37, 48, 53, 58–59, 66–67, 70, 75, 87, 91, 94, 97–121, 127, 143, 151, 155–158, 160, 162, 163
- K**
- K-cycle jitter, 61
- L**
- Laser, 26, 27, 123, 128, 129, 133–143, 145, 153, 158, 159, 164
- Layout technique, 102
- LC-oscillator, 55–58, 98, 105, 109, 113–115, 117–119, 121, 123–126, 131–133, 135–138, 143, 152, 153, 157, 158
- equivalent capacitance, 124, 125
- free running oscillation frequency, 124, 125
- non-linear varactor C-V curve, 125
- nwell-MOS varactors, 125
- PSS simulation, 124, 125
- transconductance, 124, 126
- two-photon laser absorption experiments
- vs.* heavy ions, 135, 136
 - impulse response calculations *vs.* real response, 138, 139
 - laser energies, 136, 137
 - laser pulse injection scan on varactor, 135, 136
 - nMOSCAP varactor, 136, 137
 - nwell, 136–138
 - phase error function, 138
 - sensitivity, 138
 - tuning voltage, 138
 - VCO gain, 138
- LC-tank oscillators, 55–57
- charge-pump PLLs, 157
 - chip photograph, 119–120
 - free running oscillation frequency, 112–113
 - frequency deviation, 118
 - impulse sensitive function, 64–65
 - integrated, 106–109
 - linear calculation, 62–64
 - modes, 114
 - PLL, 99
 - TID, 104, 157–158
- LDD, *see* Local drain diffusion
- Leeson's equation, 63
- LET, *see* Linear Energy Transfer
- Level shifter, 150
- Light detection and ranging (LIDAR), 26–27
- Limit cycle, 74–76, 85, 87, 89, 157
- Linear Energy Transfer (LET), 130, 132, 151–153, 164
- Linearity, 21, 31, 32, 40, 78–80, 82, 90, 96, 156, 162
- Local drain diffusion (LDD), 8, 9, 20, 156
- Local oscillator (LO), 43
- Loop dynamics, 66, 70, 76, 99, 138, 147
- Looped TDCs, 37–38
- Loop filter (LF), 27, 28, 43–45, 49–53, 66–68, 73, 99–102, 119, 121, 138, 145, 153, 156, 158
- Loop transfer function, 45, 46, 51, 73, 74, 88
- Low offset bang-bang phase detector, *see* Bang-bang phase detector
- Low Power Gigabit Transceiver (LPGBT), 161, 163
- M**
- Maneatis load, 109, 138
- Matching, 35, 36, 53, 89, 100, 109
- Metal oxide metal capacitor (MOMCAP), 87, 108, 111
- Metal oxide semiconductor capacitor (MOSCAP), 107, 108, 111, 137
- Monte-Carlo nuclear simulators, 19
- Monte-Carlo simulations, 19, 20, 24, 92
- MOSCAP, *see* Metal oxide semiconductor capacitor (MOSCAP)
- Multiple-bit upsets (MBUs), 16, 17
- Multiplying digital-to-analog converter (MDAC), 37
- Multi-stage TDCs
- coarse-fine TDCs, 36
 - looped TDCs, 37–38
 - pipelined TDCs, 36–37
- N**
- Narrow channel transistors, 7–8
- Narrow transistor, 7, 9, 20
- Neutron capture, 1, 4
- Neutrons, 1, 4–5
- Nmos, 6–8, 10, 11, 13–15, 20, 52, 53, 56, 89, 109, 114, 138, 156
- Noise, 14, 22, 27, 28, 30, 32, 34, 38, 39, 43, 46–48, 54, 59–70, 75, 82, 87, 88,

- 97, 105, 107, 115, 116, 119, 123, 127, 128, 143, 147, 148, 150, 151, 153, 155
 - Noise transfer function (NTF), 66–68, 148
 - Non ionizing energy loss (NIEL), 4
 - Non-ionizing radiation, 1
 - NTF, *see* Noise transfer function
 - Nuclear Monte-Carlo simulator, 17
- O**
- Oscillators, 53–59, 62–65, 98, 104–106, 109, 123, 126, 143, 149, 156–158, 163, 164
 - LC-oscillators, 55–57, 62–65
 - oscillation criteria, 54–55
 - output voltage signal, 54
 - in PLLs, 68–69
 - ring oscillators, 57–59
 - Oscilloscope, 113, 116, 117
 - Overdrive voltage (V_{gst}), 100, 108
 - Oversampling TDCs, 38–39
 - GRO, 38–39
 - SNR, 38
 - Oxide, 5–8, 11, 20, 104, 153, 156
- P**
- Pair production, 3
 - Parallel TDCs, 35
 - Partially depleted SOI (PDSOI), 163
 - PDK, 107
 - Periodic steady state (PSS) simulation, 124, 125
 - Phase detector, 43–45, 47, 49, 73–77, 84–94, 98, 99, 103–104, 110, 140, 156, 158
 - Phase-frequency detector (PFD), 27, 47–49, 76–78, 91, 94, 99, 103, 110–111, 121, 132, 140, 157
 - average output signal, 48
 - combination with BBPD, 76–78
 - dead-zone, 48
 - frequency detection, 49
 - logic, 47–48
 - signals, 47–48
 - transfer function, 47–48
 - Phase interpolation, 35
 - Phase lock, 44
 - Phase locked loops (PLLs), 27–28, 43–53
 - automatic frequency calibration, 112–113
 - block diagram, 44
 - charge-pump based PLLs, 44, 47–54
 - charge pump, loop filter
 - SEE, 101–102
 - TID, 99–101
 - clock synthesizer requirements, 97–98
 - components, 43
 - divider, 103–104
 - frequency lock, 44
 - integrated LC-tank oscillator, 106–109
 - measurements
 - bandwidth, 114–115
 - layout, 119–121
 - phase noise, 115–117
 - temperature variations, 118–119
 - VCO characteristics, 112–114
 - passive loop filter, 44
 - phase detector, 103
 - phase-domain model
 - closed loop transfer function, 45, 46
 - design procedure, 46–47
 - dynamics, 45
 - feedback loop, 45
 - loop stability, 46
 - open loop transfer function, 45, 46
 - second order transfer function, 46
 - phase noise
 - charge-pump, loop filter, 67–68
 - noise transfer function, 66
 - oscillator, 68–69
 - reference clock phase noise, 67
 - spurious tones, 69
 - prototyped charge-pump PLL, 99
 - ring oscillator, 109–110
 - TDC architecture, 97–98
 - TMR phase-frequency detector, 110–111
 - VCO
 - SEE, 104–106
 - TID, 104
 - Phase noise, 59–62, 66, 67, 115–117, 127–128, 151
 - definition, 59
 - LC-oscillator PLL, 115–117
 - in LC-tank oscillators
 - impulse sensitive function, 64–65
 - linear calculation, 62–64
 - phase noise spectrum, 66
 - in PLLs
 - charge-pump, loop filter, 67–68
 - noise transfer function, 66
 - oscillator, 68–69
 - reference clock phase noise, 67
 - spurious tones, 69
 - power, 60
 - Photoelectric effect, 3
 - Photomultiplier, 27
 - Photon, 2–4, 26, 135
 - PICOTDC, 161

- Pipelined TDCs, 36–37
 - Pixel chip, 24, 25
 - PLLs, *see* Phase locked loops
 - Pmos, 6–15, 20, 52, 53, 56, 89, 90, 106, 107, 109, 114, 138, 156
 - Positron emission tomography (PET), 26, 159
 - Power spectral density (PSD), 59–61
 - Power supply rejection ratio (PSRR), 69, 107, 113, 114, 151
 - Prescaler, 53, 99, 140
 - Priority encoding, 81
 - Probability density function, 28
 - Process rules, 104
 - Proposed oscillator architecture
 - AC-coupled VCO tuning, 146
 - biasing resistor, 147
 - coupling capacitor, 147
 - FM phase noise, 147
 - original VCO tuning, 145, 146
 - output phase noise, 147–148
 - tuning curve, 147
 - varactor cross section, 146
 - PSD, *see* Power spectral density
 - PSRR, *see* Power supply rejection ratio
 - Pule width modulation (PWM), 41
 - Pulse-shaper, 25
- Q**
- Quality factor, 55, 106–108, 147
 - Quantization, 30, 38, 39
- R**
- Radiation damage, 5, 6, 19, 73, 126
 - Radiation effects
 - direct radiation, 2
 - electromagnetic radiation, 3–4
 - ionizing radiation, 1
 - neutrons, 4–5
 - non-ionizing radiation, 1
 - SEEs
 - basic mechanism, 11–13
 - charge sharing, 17
 - effects on nmos and pmos devices, 13–14
 - SEL, 15
 - SETs, 14
 - SEUs, 14–15
 - simulation methods
 - SEU effects, 19–20
 - TID effects, 18
 - TID effects
 - basic charge trapping mechanism, 5–7
 - ELTs, 9
 - experimental results, 9–11
 - narrow channel transistors, 7–8
 - short channel transistors, 8
 - Radiation hardened CMOS integrated circuits
 - bang-bang phase detector, 157, 158
 - charge-pump PLLs, 157
 - clock generators, 155, 157
 - vs.* commercial devices, 155
 - frequency synthesizers, 156
 - impulse sensitivity function, 156
 - LC-tank oscillator, 157–158
 - ring oscillator, 157–158
 - TDCs, 155
 - CMOS scaling, 156
 - design aspects and architectures, 156
 - DLL, 156
 - hybrid phase detector, 156, 158
 - radiation tolerant, 156
 - TID effects, 156
 - SEE effects, 156
 - Radiation hard frequency synthesizers
 - die photographs, 154
 - nominal tuning voltage
 - level shifter, 150
 - PLL loop bandwidth, 151
 - supply noise, 150–151
 - tuning curve measurements, 148, 149
 - phase noise, 151
 - proposed oscillator architecture
 - AC-coupled VCO tuning, 146
 - biasing resistor, 147
 - coupling capacitor, 147
 - FM phase noise, 147
 - original VCO tuning, 145, 146
 - output phase noise, 147–148
 - tuning curve, 147
 - varactor cross section, 146
 - radiation experiments
 - heavy-ion experiment, 152–153
 - two photon laser experiment, 153
 - tuning bands, 148, 149
 - Radiation hardness, 9, 17, 42, 98, 119, 143, 157–159
 - Radiation testing, 164
 - Radiation tolerant, 11, 72, 156, 159–161
 - RAM, 128–130
 - RC delays, 80
 - Recombination, 13
 - Reference clock phase noise, 67

- Reference spur, 51, 69, 99, 102
- Resistive interpolation, 80, 90, 91
- Resolution, 21–23, 27, 32, 34–38, 41, 42, 71, 73, 80, 85, 94, 95, 97, 121, 133, 156, 157, 159–162
- RF communication, 43
- Ring oscillators, 38, 57–59, 98, 104–106, 109–110, 112–113, 116–119, 121, 123, 126–127, 131–133, 138–140, 143, 152, 157, 158
 - annealing effect, 126
 - charge-pump PLLs, 157
 - free running oscillation frequency, 126
 - TID effects, 157–158
 - two-photon laser absorption experiments, 138–139
 - VCO gain, 127
- Ripple counter based divider, 53, 54

- S**
- Scrubbing, 15
- SEEs, *see* Single-event effects
- SEL, *see* Single-event latchup
- Self-calibration loop, DLL, 72–75
- Semiconductor, 2, 4–6, 107, 134
- SETs, *see* Single-event transients
- SEUs, *see* Single-event upsets
- Shallow trench isolation (STI), 7–10, 20, 156
- Short channel transistors, 8
- Short transistor, 9
- Sigma-delta, 27, 38, 39
- Signal-to-noise ratio (SNR), 14, 38
- Silicon interface, 5, 6, 153
- Silicon on insulator (SOI), 163
- Single-ended circuit, 34, 58
- Single-event effects (SEEs), 11–17, 19–20, 70, 72, 101, 106, 128–130, 132, 145, 153, 156, 157, 160, 163, 164, 166
 - basic mechanism, 11–13
 - charge-pump, loop filter, 101–102
 - charge sharing, 17
 - effects on nmos and pmos devices, 13
 - experimental setup
 - decoding and interface logic, 129
 - delay-line TDC, 129
 - fine-time measurement, 129
 - FPGA test setup, 130
 - PCB substrate, 130, 131
 - phase errors, 128
 - SEU cross-section from heavy ion tests, 130, 132
 - small chip PCBs, 130, 131
 - with TDCs embedded in FPGA, 128, 129
 - two-channel TDC architecture, 128, 129
- heavy-ion SEU tests
 - cyclotron accelerated heavy-ions, 130, 132
 - LET, 130
 - maximum phase deviation bin histogram, 132, 135
 - number of SEUs, 130, 133
 - phase jump, 131, 132
 - recorded phase errors, 132, 134
 - SEU cross-section, 131, 132
- practical implementation, 141–142
- SEL, 15
- SETs, 14
- SEUs, 14–17
- two-photon laser absorption experiments
 - CML divider, 140–141
 - electron-hole pairs, 134, 135
 - LC-oscillator, 135–139
 - ring oscillator, 138–139
 - TMR PFD, 140
 - volumetric intensity, 134
 - VCO, 104–106
- Single-event latchup (SEL), 14–15
- Single-event transients (SETs), 14–15, 102, 156, 160
- Single-event upsets (SEUs), 14–15, 53, 78, 81, 110, 157, 162, 163
 - memory-like register, 14
 - mitigation techniques, 15–17
 - in on-chip SRAM memories, 15
 - simulation methods, 18–20
- Single shot precision, 28–30, 156, 162
- Single shot time-to-digital converters, *see* Time-to-digital converters
- Single-sideband noise (SSB noise), 59–60, 62, 63
- Slack, 104
- Slice, 40
- SNR, *see* Signal-to-noise ratio
- SoCs, *see* System-on-chips
- SPO, *see* Static phase offset
- Spur, 50, 51, 69, 99, 102
- Spurious tones, 69
- SRAM, 15
- SSB noise, *see* Single-sideband noise
- Stability, 46, 51, 83, 87, 97, 129, 139, 156
- Startup dynamics, 75, 157

- Static phase offset (SPO), 50, 75, 76, 84–88, 95, 99, 157, 158
 - origin, 84–85
 - removal, 85–88
 - STL, *see* Shallow trench isolation
 - Stochastic TDCs, 39–40
 - Sub-gate delay-line TDCs
 - local phase interpolation, 35
 - parallel TDCs, 35
 - vernier architecture, 34–35
 - Supply noise, 32–34, 58, 107, 114, 147, 148, 150, 151
 - Synchronous logic divider, 53, 54
 - Synthesizers, 43
 - System-on-chips (SoCs), 8, 43, 69, 75, 97–98, 157, 162
- T**
- TCAD, 19, 20, 156
 - TDCs, *see* Time-to-digital converters
 - Thermometric code, 81, 83
 - Threshold voltage, 5–7, 18, 34, 58, 100
 - TID, *see* Total ionizing dose
 - Time-based circuits
 - all-digital PLLs, 27–28
 - high-energy physics, 24–25
 - PET scanners, 26
 - time-of-flight LIDAR, 26–27
 - Time-bin, 23
 - Time difference amplifier, 37
 - Time-domain signal processing
 - analog voltage interface, 21–22
 - TDC (*see* Time-to-digital converters)
 - time-based circuits
 - all-digital PLLs, 27–28
 - high-energy physics, 24–25
 - PET scanners, 26
 - time-of-flight LIDAR, 26–27
 - time-signal processing, 22
 - voltage-signal processing, 22
 - Time-of-flight (TOF), 24, 26–27, 155, 161
 - Time-of-flight LIDAR, 26–27
 - Time-over-threshold (TOT), 25, 159
 - Time-to-digital converters (TDCs), 21–24, 71–97, 155
 - architectures and their performance, 42
 - architecture with integrated PLL, 97–98
 - bang-bang phase detector, 157
 - CMOS scaling, 156
 - delay-line based TDCs, 32–34
 - delay-locked loops, 36, 156
 - design aspects and architectures, 156
 - die photograph, 94
 - experimental results, 90–94
 - flash TDC, 23–24
 - future work, 162–163
 - hybrid phase detector, 156, 158
 - ideal transfer function, 23
 - industrial valorization
 - applications, 158
 - crystal oscillator, 159
 - high-energy particle detectors, 159
 - high resolution medical imaging systems, 159
 - LIDAR in space applications, 159
 - PLL, 159–160
 - input path, 41
 - low offset bang-bang phase detector
 - circuit implementations, 88–90
 - origin of static phase offsets, 84–85
 - removing static phase offsets, 85–88
 - multi-stage TDCs
 - coarse-fine TDCs, 36
 - looped TDCs, 37–38
 - pipelined TDCs, 36–37
 - oversampling TDCs
 - GRO, 38–39
 - SNR, 38
 - performance, 94, 95
 - performance parameters
 - conversion speed, 32
 - gain error, 31–32
 - linearity, 31
 - single-shot precision, 28–30
 - radiation tolerant, 156
 - stochastic TDCs, 39–40
 - sub-gate delay-line TDCs
 - local phase interpolation, 35
 - parallel TDCs, 35
 - vernier architecture, 34–35
 - system level architecture
 - channeling and basic readout interfaces, 80–84
 - self-calibration loop implemented by DLL, 72–75
 - system architecture with double phase detector, 76–78
 - timing generator linearity, 78–80
 - time-bin, 23
 - time difference between start and stop, 23
 - VCDL (*see* Voltage controlled delay line)
 - wave-union launcher, 40–41
 - Timing generator linearity, 78–80
 - TMR, *see* Triple modular redundancy
 - TOT, *see* Time-over-threshold

- Total ionizing dose (TID), 99–101, 104, 156
 - annealing, 123
 - basic charge trapping mechanism, 5–7
 - ELTs, 9
 - experimental results, 9–11
 - LC-oscillator PLL (*see* LC-oscillator)
 - narrow channel transistors, 7–8
 - PLL phase noise, 127–128
 - ring oscillator PLL, 126–127
 - short channel transistors, 8
 - X-ray irradiation, 123
 - Total ionizing dose effects (TID effects), 5–11, 18–20, 72, 79, 94, 99–101, 104, 106, 123–128, 156–158, 160, 163
 - Transfer function, 30, 31, 39, 40, 45, 46, 48, 49, 51, 66, 67, 77, 88, 102, 114, 118, 148
 - Trapped charges, 5, 7–10, 156
 - Triple modular redundancy (TMR), 15–17, 53, 82, 99, 103, 110–112, 140, 141, 157, 163
 - phase-frequency detector, 110–111
 - SEU mitigation techniques, 15–17
 - Tuning range, 69, 74, 90, 99, 107, 113, 114, 121, 128, 145, 147, 148, 154, 157, 161, 162
 - Two-photon absorption (TPA), 128, 133–137, 139, 141–143, 158
- V**
- Varactor, 57, 105, 107, 111, 114, 125, 133, 135–138, 143, 145–148, 153, 158, 164
 - VCDL, *see* Voltage controlled delay line
 - VCO, *see* Voltage controlled oscillator
 - Vernier architecture, 34–35
 - Vernier delay line, 34
 - Virtual ground, 52, 107, 108
 - Voltage controlled delay line (VCDL), 36, 72–78, 80–86, 88, 90–92, 162, 163
 - block diagram, 72
 - channeling and basic readout interfaces, 80–84
 - DLL (*see* Delay locked loop)
 - timing generator linearity, 78–80
 - Voltage controlled oscillator (VCO), 27, 43, 44
 - characteristics, 112–114
 - SEE, 104–106
 - TID, 104
 - Voter, 15, 16, 103, 110, 111
- W**
- Wave-union launcher, 40–41
- X**
- X-ray, 123, 141, 142