Index

B
Best-case delay, 63, 68, 70–73

C
Circuit level modeling, 1, 4
Closed-form formulation, 49
Crosstalk mitigation, 76
Crosstalk modeling, 52
Crosstalk noise prediction, 61

D
Delay estimation, 63, 70
Dynamic threshold, 90, 91, 95, 98, 100

F
Forward body bias, 91, 95

G
Gate sizing, 102

H
Hardening using CVSL, 16

I
Interconnect hardening, 75

L
Low power design, 86

P
Pass transistor, 19–22, 24, 26
Power optimization, 85, 86

R
Radiation induced clock jitter and pulse, 33
Radiation tolerance of low power methodologies, 90, 91

S
SET filtering, 19, 29
Single event crosstalk, 37, 49, 63, 76, 80
Single event crosstalk delay, 42
Single event crosstalk noise, 31, 34, 36
Single event crosstalk speedup, 68
Single event hardening, 63
Single event transients, 1, 19, 31, 42, 75
Soft delay, 31–33, 45, 46, 87, 89, 92, 95, 98, 99, 101, 102
Soft error rate, 1, 7, 13, 29, 85, 86, 90
Soft errors, 1, 2, 11, 14, 15, 86, 99, 101, 103
Soft error mitigation using dynamic threshold, 101
Spatial TMR, 13

T
Temporal redundancy, 14–16
Threshold, 20, 21, 24, 78, 80, 85–92, 95
Transmission gate filter, 23
Tunable filters for soft error suppression, 29

V
Victim driver sizing, 76–81

W
Worst-case delay, 63–66