Index

A

Action (of interpreted Petri net), 3, 5 Action (of UML activity diagram), 135, 143-150, 155, 158-160 dynamic, 143, 146-150 indivisibility of, 135, 143–145 state oriented, 143, 146-150 Action (PRALU), see operation of action Action (SFC), 6, 8 Active-HDL, 89, 158 Activity diagram, see diagram All programmable system-on-chip (AP-SoC), 15, 16, 19, 24, 28 ALU (language), 7 Analysis behavioral, 173, 175 functional, 172, 174 object-oriented, 172, 173 Atomization, 63 Automaton finite, see Finite State Machine parallel, 5, 32, 36, 42 sequent, 32, 36, 37, 42

B

BDD, *see* decision diagram Behavioral analysis, *see* analysis Blanket algebra, 107 Boolean function, 1, 5, 42, 104–106, 113

С

C (language), 16, 23, 25, 27, 59 C#, 99 CAD, 101, 123-126, 168, 173, 175, 177 Chain (PRALU), 7, 8, 32-34, 38, 41, 42 Chemical plant, 10, 173 Class diagram, see diagram Closed loop control, 169 Collaboration diagram, see diagram Coloring of graphs, 112, 113, 120 of Petri net, 67-69, 73, 76, 83, 84, 96 Communicating FSM, see finite state machine Communication diagram, see diagram Computation tree logic (CTL), see logic Conceptual modeling, 165, 171 Concurrency, 1, 31, 132, 137, 171, 175 Concurrent FSM, see finite state machine Consensus, 69, 73, 75 Control flow, 135 Controlled object, 134, 147-149, 169 Controller, see logic controller Control memory, see memory Control system, see system Control unit, v, 45, 46, 50, 54 with datapath, 169 Counterexample, 69, 162

D

Deadlock, 18, 75 Decision diagram, 4, 37, 42 Decomposition, 45, 46, 78, 89, 96, 101, 103, 104, 106, 110, 115–117, 119, 120, 123, 124 architectural, 94, 95 functional, 46, 94, 103, 104, 106, 109, 110, 112

© Springer International Publishing Switzerland 2016 A. Karatkevich et al. (eds.), *Design of Reconfigurable Logic Controllers*, Studies in Systems, Decision and Control 45, DOI 10.1007/978-3-319-26725-8

symbolic, 106, 109, 110, 113-115, 127 parallel, 93-97, 99, 100 structural, 46, 93, 100, 104 Deduction, 68, 69 Diagram (UML), v activity, 60, 132, 135, 136, 139, 141, 143, 144, 146, 149, 150, 153–156, 158–160, 162, 168, 171, 173 behavior, 132 class, 99, 172 collaboration, 173 communication, 138, 142 object, 132, 172 sequence, 137, 138, 173 state machine, 2, 60, 135-137, 141, 143, 153, 166, 170, 171, 173 structure, 132 timing, 132, 137, 140, 141 use case, 132, 134, 135, 141, 172 Digital system, see system Digital system design, 31, 50, 68, 77, 89, 101, 103, 131, 166, 167 Droplet size, 57, 58, 63-65

E

Embedded memory block, *see* memory block Encoding, 75, 78, 83, 84, 87, 89, 96, 100, 101, 103–111, 113, 118, 124, 127 binary, 104, 107, 108, 110, 114, 124, 127 one-hot, 82, 85, 89, 93, 96, 105, 124 partial, 106

F

Finite state machine (FSM), v, 1, 5, 17-20, 22-24, 28, 39, 46, 47, 87, 103-118, 120, 123–127, 131, 135, 165, 170, 171 communicating (CFSM), 16-20, 22, 28 concurrent, 4, 78, 171 hierarchical concurrent (HCSM, HCFSM), 2, 68, 77, 89, 171 hierarchical (HFSM), 16-20, 22-24, 28 parallel hierarchical (PHFSM), 16-20, 22, 25, 27, 28 parallel (PFSM), 19, 20 Firing set, 8, 34, 38, 41 Flip-flop, 32, 37, 38, 41, 82, 85, 88, 89, 93, 98, 104, 105 Formal method, 32, 144, 153 Formal reasoning, 67, 71, 89

Formal synthesis, *see* synthesis Formal verification, 154, 155, 158, 162, 172 FPGA, v, 1, 4, 9, 16, 32, 37, 42, 45–54, 57, 59, 77, 78, 89, 93, 94, 98, 100, 101, 103–106, 113, 115, 124, 127, 149, 153, 155, 162, 166 Functional analysis, *see* analysis Fusion of parallel places, 84 Fusion of series places, 84

G

Gentzen logic, *see* logic GRAFCET, 1, 3, 6, 7 Graph incompatibility, 112, 113, 118–123 reachability, 31, 69, 71, 72 transition, 38, 40, 41 Graph coloring, *see* coloring

H

Hardware accelerator, 19, 25 Hardware description language (HDL), 4, 50–52, 77, 88, 93, 98, 123, 124, 167 Hardware implementation, *see* implementation HiCoS, 173, 177 Hierarchical FSM, *see* finite state machine Hierarchy, 1, 5, 9, 16, 19, 20, 28, 136, 145, 146, 171, 175 Hyperedge, 71, 72, 75 Hypergraph concurrency, 67–69, 71, 72 sequentiality, 71–75

I

Implementation, 8, 16, 19, 24, 45–48, 51–54, 59, 99–101, 103, 109, 115, 117, 118, 124, 177 circuit (hardware), 4, 8, 9, 31, 32, 36–38, 42, 51, 52, 54, 93, 98, 104–106, 108, 127, 177 logical, 51, 52 Integer linear programming (ILP), 72 Interrupt, 16–18, 22, 24

J

Java, 16, 59, 60

L

Label (PRALU), 7, 8

Index

Ladder diagram (LD), 1, 3, 4, 170 LeonardoSpectrum, 32, 35-37, 42 Life cycle, 172 Linear temporal logic (LTL), see logic Liveness, 68, 75, 76, 89, 161 LOCON-2, 31, 32, 34-36, 42 Logic computation tree (CTL), 161 Gentzen, 77, 78, 80 linear temporal (LTL), 161 Logical control algorithm, v, 1-9, 32 parallel, 1, 4, 5, 31, 32, 38, 42 Logic controller, v, 1-4, 6, 9, 15, 16, 28, 45-47, 50-54, 57, 59-63, 67, 69, 71, 76-78, 83, 88–90, 93, 100, 131, 133, 134, 137, 138, 140–150, 153–156, 159, 160, 162, 165, 169, 170 design of, 67, 68, 90, 134, 141-144, 149, 153, 154, 162, 170 microprogrammed, 45-54 reconfigurable (RLC), 15-18, 28, 45, 54, 57, 59, 65, 67, 77 with object, 169 Logic equation, 98, 100 Logic minimization, 104, 105 Logic synthesis, 45, 54, 77, 93, 101, 103-106, 109, 110, 127, 157, 177 Look-up table (LUT), 23, 47-49, 89, 94, 104, 115, 117, 123-127

М

M2vs, 157, 158, 162 Macronet, 76, 83, 84 Macroplace, 5, 6, 81, 83-85, 87-89, 94, 96, 97.99 Marking, 3-6, 68, 71, 72, 80-83, 98 initial, 4, 5, 8, 68, 97 Memory, 16, 18, 22, 23, 32, 45-47, 52, 62, 85 control, 45-48, 50-52, 54 Memory block, 23, 24, 28, 45, 47, 52, 54, 95 embedded, 94, 98, 101 RAM (BRAM), 47, 49, 50, 52-54 Model checking, 9, 60, 69, 90, 150, 153–155, 158, 161, 162 Modularity, 16, 19, 28 Multi-level computing system, see system

N

Non-functional requirements, *see* requirements NuSMV, 69, 155, 158, 162

0

Object diagram, *see* diagram Object-oriented analysis, *see* analysis Operation (PRALU) of action, 7, 8, 32–34, 41 of waiting, 7, 8, 32–34, 41 Optimization, 19, 36, 37, 42, 87, 106, 158

P

Paradigm shift, 166 Paradigms, 165, 171 concurrency, 165 hierarchy, 165 Parallel FSM. see finite state machine Parallel hierarchical graph-scheme (PHGS), 15, 20, 22, 26, 28 Parallelism, v, 2, 16, 19, 20, 28 Petri net, v, 1-6, 8-10, 60, 67-85, 88, 89, 93-96, 98-101, 103, 135, 171 α -, 5, 8 control, 3, 5, 9, 77–79, 89, 144, 146, 150, 153-156 hybrid, 9 interpreted, v, 3-6, 9, 68, 77, 78, 89, 153-156.170 asynchronous, 5 Mealy type, 5 Moore type, 5, 96 synchronous, 5 live, 68, 75 reactive. 9 real time colored (RTCP), 9 safe, 4-6, 8, 68, 81 PLA, 4, 32, 37, 42, 105 Place (of Petri net), 3-6, 8, 68, 69, 71, 72, 74, 75, 78, 80-85, 87, 89, 93-101, 155-158 marked, 4-6, 68, 71, 72, 75, 95 PLC, see logic controller PNSF, 4, 9, 82 Port general-purpose (GPP), 16-18, 22 high-performance (HPP), 16, 17, 22, 23 PRALU, 1, 2, 4, 7, 8, 31–34, 36–42 Process design, 50, 68, 89, 131, 132, 141, 142, 154, 173, 175 implementation, 51, 52, 106, 173 Processing system, see system Profile, 167

R

Rapid prototyping, 9, 85, 88, 158 Reactive system, 146, 169 Reconfiguration, 17, 18, 20, 23, 28, 48, 49, 51, 59, 65, 78, 89 dynamic, 16, 18, 19, 22, 28 partial, v, 45–54 static, 47, 48 Register, 18, 22, 32, 37, 82, 88, 89, 95, 98– 100, 104, 105, 169 Requirements, 20, 34, 60, 65, 132, 134, 153, 161, 162, 171, 173, 176 non-functional, 172 RTL, 35–37, 68, 77, 177 Rule-based logical model, 150, 153–155, 157–162

\mathbf{S}

Safety, 57-60, 65, 161 Separation, 112, 113, 115-118, 120 Sequence diagram, see diagram Sequent, 68-70, 74, 75, 77, 81, 85 Sequent calculus, 68, 73, 90 Sequential function chart (SFC), 1, 3, 4, 6-8, 170 Signal, 3, 5, 7, 9, 17, 18, 20, 22-24, 27, 38, 41, 83, 98, 99, 133, 144-149, 169, 174 control, 15, 17, 169 input, 17, 18, 38, 145, 148, 149, 156-160, 162 output, 3, 18, 38, 59, 60, 71, 96, 134, 144-147, 149, 150, 155–160, 162 Siphon, 67, 68, 73-76 Software/hardware architecture, 15–17 Specification, v, 1–3, 6, 7, 9, 20, 27, 31, 50, 57, 60, 67, 68, 79-83, 131, 132, 137, 140, 141, 144, 146, 149, 150, 153-156, 158, 162, 177 behavioral, 77, 149, 150 formal, 60, 132, 150, 155, 161, 173 hierarchical. 76 Petri net based, 2, 4, 9, 144 rule-based, 77, 78, 80, 82, 89, 150, 155, 162 semi-formal, 143, 153 UML-based, 60, 132, 134, 137, 140, 143-145, 173 Spray, 57-63, 65 SSF file, 177 State, 4, 6, 17, 18, 21, 22, 24, 31, 36, 38, 41, 42, 46, 60, 67, 68, 78, 79, 82–84,

88, 89, 98, 103–110, 113, 116, 118, 123, 124, 127, 132, 135-137, 146-148, 155, 156, 158, 159, 162, 165, 169 global, 5, 69, 71 local, 5, 69, 71, 78, 82, 155 State machine diagram, see diagram State machine subnet (SM-subnet), 67, 71, 75, 79, 83, 93-96, 98, 100, 101 State minimization, 103 State space, 73, 75, 78, 83, 90 State transition table, 107, 110, 111 State variable, 106–110, 112, 113, 116, 127 Statechart diagram, see diagram (state machine) Step (of SFC), 6 Structure diagram, see diagram Symbolic reasoning, 68, 77 Synthesis logic, 9, 50, 52 Synthesis, see logic synthesis System control, v, 9, 10, 50, 57-59, 61, 62, 65, 78, 93, 132, 144, 146-148, 169 mixer, 133 digital, v, 31, 88, 93, 103, 108, 131, 141 multi-level computing, 24 processing (PS), 15-17, 20, 22-24, 28

Т

Tautology, 69 Timing diagram, *see* diagram Token (of Petri net), 4–6, 8, 68, 71, 80, 81, 89, 135 Transition (of Petri net), 3–6, 68, 71, 74, 75, 78, 80–85, 87–89, 97, 98, 146–149, 156, 158–160 enabled, 4–6, 71 firing, 4–6, 80, 81, 89, 93, 94

U

Unified Modeling Language (UML), v, 57, 131, 132, 140–143, 147, 150, 153, 162, 165–168, 171–178 Use case diagram, *see* diagram

V

Verilog, 31, 50, 69, 82, 167, 168 VHDL, 4, 9, 27, 31, 32, 35–37, 42, 50, 69, 77, 78, 81, 82, 89, 90, 99–101, 155, 158, 167, 168, 177 Index

Virtex, 47, 49

X Xilinx, 166 iMPACT, 169 ISE, 168 XML, 9