

Appendix A

List of Symbols

Symbols	Explanation
1 dB	1 Decibel
2-D	Two dimensional
3-D	Three dimensional
A	Gate area
AC	Alternating current
C_{bd}	Bulk-drain junction capacitance
C_{bs}	Bulk-source junction capacitance
C_{ds}	Drain-source capacitance
C_{DG}	Capacitance of DG MOSFET
C_{dSi}	Drain to source intrinsic capacitance
C_G	Gate capacitance
C_{gb}	Gate to bulk capacitance
C_{gd}	Gate to drain capacitance
C_{gs}	Gate to source capacitance
C_{in}	Input capacitance
CMOS	Complementary metal oxide semiconductor
C_{out}	Output capacitance
C_p	Capacitance value measured with parallel equivalent circuit model
C_s	Capacitance value measured with series equivalent circuit model
DC	Direct current
DIBL	Drain-induced barrier lowering (short channel effect)
DUT	Device under test
E_C	Conduction band
E_g	Band gap of silicon, 1.12 eV at 300 K
ESD	Electrostatic discharge
FD	Fully depleted
FET	Field effect transistor
F_{max}	Maximum frequency of oscillation
f_T	Cross-over frequency
GaAs	Gallium arsenide
GHz	Gigahertz

(continued)

(continued)

Symbols	Explanation
HBM	Human body model
IC	Integrated circuit
I_d	Drain current
I_{dc}	Direct current electricity
I_{ds}	Drain to source current
IF	Intermediate frequency
IL	Insertion loss
ILD	Inter layer dielectric
ISO	Isolation loss
k	Boltzmann constant
L	Channel length
LNA	Low noise amplifier
MEMS	Micro electro mechanical system
MESFET	Metal Semiconductor Field Effect Transistor
MMIC	Monolithic microwave integrated circuit
MOS	Metal oxide semiconductor
MOSFET	Metal oxide semiconductor field effect transistor
n	Concentration (density) of free electrons
N_A	Channel doping concentration of acceptors
$N_{D/S}$	Source/drain doping concentration
NF	Number of parallel devices in a multi-finger layout
n_i	Intrinsic electron density in silicon, $1.45 \times 10^{10} \text{ cm}^{-3}$ at 300 K
nm	Nanometer
NMOS	N type MOS transistor
NQS	Non-quasi-static
PA	Power amplifier
PD	Partially depleted
PIN	P-type-Intrinsic-N-type
q	Electron charge
$q/(kT)$	38.68 V^{-1} at 300 K
Q_B	Bulk charge
Q_{BD}	Bulk to drain junction charge
Q_{BS}	Bulk to source junction charge
Q_D	Drain charge
Q_{GB}	Gate to bulk charge
Q_I	Inversion charge
Q_{inv}	Inversion carrier sheet density
Q_S	Source charge
Q_{TH}	Inversion carrier sheet density under threshold conditions
R	Resistance
R_b	Bulk resistance
R_{bd}	Substrate resistance between substrate drain node and bulk node
R_{bs}	Substrate resistance between substrate source node and bulk node
R_d	Drain resistance
R_{dc}	Direct current resistance
R_{DG}	Resistance of DG MOSFET

(continued)

(continued)

Symbols	Explanation
R_{ds}	Parasitic drain to source resistance in parallel with the MOS channel
R_{dsb}	Substrate resistance between internal bulk node and substrate node
RF	Radio frequency
RFC	Radio frequency chokes
R_g	Gate resistance
R_{in}	Input resistance
R_{out}	Output resistance
R_p	Equivalent parallel resistance measured with parallel equivalent circuit model
R_s	Equivalent series resistance measured with series equivalent circuit model
s	Laplace term
S	Scattering parameters
SAW	Surface acoustic wave
SOI	Silicon on insulator
SOS	Silicon on sapphire
T	Absolute temperature
T/R	Transmit/receive
t_1	Thickness of the gate dielectric (insulator) layer
t_{ox}	Thickness of the gate oxide layer
t_{Si}	Thickness of silicon film (channel)
V_{bd}	Body to drain voltage
VCO	Voltage-controlled oscillator
V_{dc}	Direct current voltage
V_{dg}	Drain to gate voltage
V_{ds}	Drain to source voltage
$V_{F,eff}$	Effective front gate voltage
V_{gs}	Gate to source voltage
$V_{gs,B}$	Bottom (back) gate voltage
$V_{gs,F}$	Front gate voltage
V_H	Higher effective gate voltage
V_{in}	Input voltage
V_L	Lower effective gate voltage
V_{out}	Output voltage
V_{th}	Threshold voltage
V_T	Thermal voltage
W	Channel width
WLAN	Wireless local area networks
X	Reactance
Y	Admittance
Z	Impedance
Z_0	Reference impedance level (50 Ω in this book)
Z_{in}	Input impedance
Z_{out}	Output impedance
ϵ_0	Dielectric constant of vacuum, $8.854 \times 10^{-12} \text{ Fm}^{-1}$
ϵ_1	Permittivity (relative dielectric constant) of gate dielectric (insulator)

(continued)

(continued)

Symbols	Explanation
ϵ_{Si}	Permittivity (relative dielectric constant) of silicon, 11.9
ϵ_{SiO_2}	Relative dielectric constant of silicon dioxide (SiO_2), 3.9
λ_{Di}	Intrinsic Debye length, 48.49 μm at 300 K
φ_{F}	Potential difference between Fermi level and quasi-Fermi level
Φ_{i}	Work function of intrinsic silicon, 4.71 eV at 300 K
Φ_{M}	Work function of gate material
Φ_{MB}	Work function of bottom (back) gate material
Φ_{MF}	Work function of front gate material
Φ_{MS}	Work function difference between gate material and doped silicon
$\Phi_{\text{MS,i}}$	Work function difference between gate material and intrinsic silicon
ω	Angular frequency
ΔS_{11m}	Measurement error of S_{11} magnitude
ΔS_{12m}	Measurement error of S_{12} magnitude
ΔS_{21m}	Measurement error of S_{21} magnitude
ΔS_{22m}	Measurement error of S_{22} magnitude
μm	Micrometer

Appendix B

List of Definitions

1 dB compression point	The 1 dB gain compression point is the input power level in dBm at which the overall gain of amplifier is reduced by 1 dB from its maximum value
Design for manufacturability (DFM)	Design and verification methodology employed to assure that production silicon yields a suitable percentage of die, meeting the design specifications
Design for performance (DFP)	Design and verification methodology employed to assure that production silicon meets the performance objectives of the original circuit design
Design for reliability (DFR)	Design and verification methodology employed to assure that the IC performance does not substantially degrade over the anticipated lifetime of the product
Design rule check (DRC)	A check of physical layout using a foundry-determined set of rules or more complex computations to include the effect of nearby lithographic patterns
Design rules	Design rules are constraints poses by the processing line in the form of minimum allowable values for width, separation, extension and overlap. The complexity of design rules depends upon how well a process is characterized

Doped semiconductor	To improve the conductivity, impurities are added in intrinsic (pure) semiconductors. To increase the number of electrons Arsenic or Phosphorous is added into Si. It has five electrons in its outer shell. Four of these five electrons bond with adjacent silicon atoms, but the fifth electron cannot form a bond
Drain-induced barrier lowering (DIBL)	The effect of drain field reaching through the channel and lowering the source-channel energy barrier, thereby resulting in reductions in threshold and increases in output conductance with drain voltage
Fabrication steps	These steps are Wafer processing, Mask making, Photolithography, Oxidation, Diffusion, Etching, Poly-gate formation, and Metallization
Figure-of-merit (FOM)	A normalized quantity calculated based on several analog circuit performance parameters that enable a comparison of the quality of circuits having different performance parameters
Finite difference method (FDM)	The FDM subdivides the simulation domain into small discrete segments separated by nodal points. The method is based on defining unknown variable only on these nodal points assuming linear variation in between
Gain-bandwidth product (GBW)	Gain-bandwidth is defined simply as $gm = Cox$ and is used here for the purpose of determining how GBW varies, rather than a numerical value
High dielectric constant (High-K)	Term used in nanoscale technology nodes referring to gate materials that have higher dielectric constants than oxynitride, such as hafnium and zirconium
Hot carrier injection (HCI)	Carrier injection into the channel or gate insulator produced by impact ionization near the drain end of the channel creating interface and oxide trap damage
Low dielectric-constant material	The material having lower dielectric constant than the SiO_2 used prior to nanoscale technology nodes
Low-power process (LP) device	Low-power incorporate thicker oxides than the high-performance to reduce logic power using higher thresholds and lower leakages. LP have higher saturation voltages, lower transconductance, higher output conductance, and significantly lower gain-bandwidths

Maximum excess overdrive supply voltage ($V_{CC,EOD}$)	The maximum drain-to-source voltage for devices with drain voltage waveforms that allow safe operation at voltages above $V_{CC,OD}$
Maximum overdrive supply voltage ($V_{CC,OD}$)	The maximum drain-to-source voltage for core devices that are not operated at high drive currents
Maximum supply voltage ($V_{CC,MAX}$)	The maximum gates to source drain to source, or source to bulk voltage for simulation purposes
Metal–insulator–metal capacitor (MIM)	It is a technology using a thin insulator between intermediate interconnect metal and an added metal to create a precise capacitor in an analog process
Minimum-gate-length feature size	Minimum gate feature size in the physical layout
Negative bias temperature instability (NBTI)	Threshold voltage instability in p-MOS devices that is dependent on temperature and device geometry
Overdrive (OD)	An operating condition permitted by design rules where some devices, such as core devices, may exceed normal operating parameters such as voltages
Power amplifier (PA)	A power amplifier is a component of transmitter frontend, used to amplify the RF signal to very high levels for transmission from the external antenna
Scaling of device	It refers to ordered reduction in dimensions of the MOSFET and other VLSI features. It allows the same decision to be made using less power and area and thus drives the electronic revolution
System-on-chip (SOC)	Technology that enables integration of all necessary electronic circuits for a complete system on a single integrated circuit
Technology based computer-aided design (TCAD)	It is used to define the physical configuration of devices within the silicon and then determines device (or simple circuit) performance using physical models of carrier propagation
Threshold voltage	The voltage on gate required to create inversion layer is called threshold voltage

Appendix C

Outcomes of the Book

1. Each gate controls one half of the device and its operation is completely independent of the other
2. Two independent MOSFETs on a single chip whose operations are independent of the other
3. Board component count and hence total cost decreases
4. The total current through the device should be the sum of the currents through the separate devices
5. The performance of the symmetrical version of the DG MOSFET is further increased by higher channel mobility compared to a bulk MOSFET
6. The average electric field in the channel is lower, which reduces interface roughness scattering according to the universal mobility model
7. One of the major advantages of using DG MOSFET is the lower leakage current and smaller subthreshold voltage
8. For single gate MOSFET, at ON condition of a transistor, increasing C_{sb} and C_{db} tends to more signal being coupled with the substrate and dissipated in the substrate resistance (R_b), so the design would like that no signal being coupled with the substrate and dissipated in the substrate resistance
9. The isolation is better in DG MOSFET compared to that in the single-gate MOSFET in terms of drain-to-source capacitance ($C_{DG} > C_{SG}$)
10. ON-state resistance is low, which shows that the current flows from source-to-drain in a MOSFET ($R_{DG} < R_{SG}$)
11. For appropriate working of a switch and to reduce the insertion loss, we have achieved the reduction in ON-state resistance with selecting transistor with large μ , increasing W/L , keeping $V_{gs} - V_{th}$ large
12. Bulk capacitors are not taken into account for the design
13. Highest drain current can be easily achieved by using the higher number of fingers
14. Reduction in the threshold voltage occurs due to the random dopant fluctuations (by the use of intrinsic or lightly doped body, in the DG MOSFET)

15. Due to the single operating frequency, SPDT type of switch has a limited data transfer rate. Therefore, a Double-Pole Double-Throw (DPDT) switch is designed to solve the problem
16. The DPDT switch has dual antenna and dual ports, one port for transmitting and the other for receiving, which is not sufficient for MIMO systems. Hence, we design a DP4T switch to enhance the switch performance for MIMO applications
17. A traditional DP4T n-MOS switch uses n-MOS as transistors in its main architecture and requires a control voltage of 5.0 V, while the proposed device has low control voltage
18. The switch is designed to be part of the microwave applications for switching system between the transmitting and receiving modes
19. The isolation of switch is improved by grounding RF signals on the side which is turned OFF
20. With scaling device dimensions and increasing short channel effects, multiple gate transistors can be investigated to obtain an improved gate control
21. Achieving high isolation in the OFF-state and low insertion loss in the ON-state for wideband applications is quite a challenge for switch designers
22. The channel resistance of a switch must be limited to less than about 6Ω to achieve a low frequency insertion loss of less than 0.5 dB on a line with 50Ω matched impedances at the source and load
23. More than 50 % of footprint saving are achieved as compared to two single-gate MOFETs, less pick and place effort
24. Energy stored is greater than 1.4 times for CSDG MOSFET compared to CSSG MOSFET
25. Replacement of traditional SiO_2 gate dielectrics with HfO_2 is mainly for requirement of high-k dielectrics
26. To improve the integration and performance of CMOS devices, and its applications, Hf-based gate layers are being integrated into DG MOSFET to achieve low leakage current
27. Excellent gate transistors with improved performance based on Hf-based gate dielectrics as the insulating layers are achieved
28. For the purpose of RF switch, we have achieved the process to minimize control voltage and minimization of the resistance for the switch-ON condition
29. Since the HfO_2 has melting point $2,812^\circ\text{C}$, the designed DP4T switch can work sufficiently for high-power switches, Jacket water temperature, and process temperature and also for broadband and carbon nanotube-based nonvolatile RAM
30. Image acquisitions are used to observe the edges of the rectangular and cylindrical devices
31. The proposed model emphasized on the basics of the single image sensor for two-dimensional images of three-dimensional devices
32. Using image acquisitions technique, we can verify the basics of the circuit elements parameter required for the radio frequency subsystems of the integrated circuits

About the Authors



Dr. Viranjay M. Srivastava received the Doctorate (2011) in the field of RF Microelectronics and VLSI Design from Jaypee University of Information Technology, Solan, Himachal Pradesh, India, the Master degree (2008) in VLSI design from Center for Development of Advanced Computing (C-DAC), Noida, India, and the Bachelor degree (2002) in Electronics and Instrumentation Engineering from the Rohilkhand University, Bareilly, India. He was with the Semiconductor Process and Wafer Fabrication Center of BEL Laboratories, Bangalore, India, where he worked on characterization of MOS devices, fabrication of devices, and development of circuit design. Currently, he is an Assistant Professor in the Department of Electronics and Communication Engineering at Jaypee University of Information Technology, Solan, Himachal Pradesh, India. His research and teaching interests include VLSI design and CAD with particular emphasis on low-power design, Chip designing, VLSI testing and verification.

He has more than 10 years of teaching and research experience in the area of VLSI design, RFIC design, and Analog IC design. He has supervised various B. Tech. and M. Tech. theses. He is a member of IEEE, ACEEE, and IACSIT. He has worked as a reviewer for several conferences and Journals both national and international. He is author of more than 50 scientific contributions including articles in international refereed Journals and Conferences and also author of two Books, (1) VLSI Technology and (2) Characterization of C-V Curves and Analysis, Using VEE Pro Software: After Fabrication of MOS Device.



Prof. Ghanshyam Singh received Doctorate (2000) in the field of Electronics Engineering from Indian Institute of Technology, Banaras Hindu University, Varanasi, India. He was associated with CEERI, Pilani, and Institute for Plasma Research, Gandhinagar, India, where he was Research Scientist. He also worked as Assistant Professor at Nirma University of Science and Technology, Ahmedabad. He was Visiting Researcher at Seoul National University, Seoul, Korea. At present, he is the Professor in the Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan, India. His research and teaching interests include RF/Microwave Engineering, THz radiation and its applications, next generation communication systems (OFDM and Cognitive radio), and Surface Plasmons and nanophotonics.

He has more than 13 years of teaching and research experience in the area of Microwave, THz radiation, Communication and nanophotonics. He has supervised various Ph. D. and M. Tech. theses. He has worked as a reviewer for several conferences and Journals both national and international. He is author of more than 170 scientific contributions including articles in international refereed Journals and Conferences.

Index

A

Absorption, 38, 145, 146, 179
Advanced modeling, 6, 9, 11, 111, 166, 172
Alternating current (AC), 9, 24, 28, 29, 94
Analysis, 6–8, 11, 36, 46, 47, 53, 73, 106,
112–117, 120, 130, 145, 156–157,
160, 169–172, 179–181
Appearance, 144, 170
Aspect ratio, 15, 47, 61, 63–66, 75, 96–97,
99, 106, 128, 143, 150
Avalanche breakdown, 8, 13, 25

B

Band gap energy, 16, 143, 144
Band gap of silicon, 16, 25, 143, 159, 181
Bands, 2, 3, 6, 9, 12, 16, 23, 26, 30, 32, 51–53,
86, 94, 95, 103–104, 148, 159, 170, 181
Barrier, 9, 11, 12, 30, 46, 49, 118, 145, 160, 180
Behavior, 7, 8, 15, 47, 52, 63, 73, 96, 118,
131–133, 177
Bipolar transistor, 3, 8, 36
BJT, 29
Body bias effect, 144–145, 150
Body effect, 96, 114
Boiling point, 144
Boltzmann constant, 88, 119, 159

C

Capacitance, 5–7, 9, 11–16, 24, 25, 27, 28, 34,
47, 48, 50, 52–54, 56, 60, 61, 63, 66, 71,
73, 75, 88, 90, 94, 97, 101–106,
111–115, 117, 121, 126–129, 133, 134,
137–138, 143, 144, 147–153, 157, 159,
160, 173, 177–179

Capacitors, 5, 7, 11, 13, 16, 25, 90, 137,
143, 148, 173, 177, 179
Carrier density, 54, 121, 133, 156
Channel, 3, 25, 45, 85, 111, 143, 165, 176
length, 13–14, 25, 36, 48, 53, 54, 62, 63,
71, 72, 90, 96, 106, 112, 114, 121,
123, 135, 137, 145, 151, 155, 156,
180, 182
length modulation, 9
width, 63, 72, 90, 106, 114, 121, 156
Characterization, 7, 9–13, 31, 32, 36–37,
46, 48, 50, 57, 62–70, 72, 73, 89–94,
99, 106, 112, 116–122, 131, 133,
135, 138, 145–146, 151–153,
155–160, 170, 179
Charge, 48, 50–54, 71, 72, 112, 117–121,
129–133, 138, 155, 156, 159, 160,
178, 179
Charge model, 15, 47, 119, 136
Complementary metal oxide semiconductor
(CMOS), 1, 23, 45, 88, 111, 143,
166, 175
inverter, 6, 11, 29–31, 33–34, 36
switch, 24, 32, 61, 63, 106
technology, 1, 3–5, 7, 10, 11, 23, 26,
32, 34, 51, 53, 115
Complementary MOSFET, 15, 31, 53
Components, 4, 6–8, 13, 26, 31, 38, 51, 85,
111, 122, 131, 169, 170
Conductance, 62, 135
Conductivity, 25, 133
Configuration of switches, 31–34
Contact resistance, 12, 34, 75, 94, 178
Conveyor belt, 167
Cross talk, 15, 28, 111, 132–134, 138, 179
Current, 4, 23, 45, 85, 111, 143, 166, 175

C-V characteristics, 54, 121
 Cylindrical surrounding double-gate (CSDG)
 MOSFET, 6, 9, 15–17, 111–138,
 165–167, 172, 178, 179
 Cylindrical surrounding single-gate (CSSG)
 MOSFET, 111, 121, 123, 127–129,
 135–137, 178

D

1-dB Compression point, 38, 86, 87, 128
 DC. *See* Direct current (DC)
 Debye length, 144, 159–161
 Density, 10, 14, 45, 47, 52–54, 61, 63,
 71–73, 91, 99, 111, 112, 120, 121,
 129–133, 135, 138, 144, 146, 156,
 159, 177, 179
 Depth, 38, 113, 118, 123
 Device, 1, 23, 45, 86, 111, 143, 166, 175
 Device structure, 45, 47, 51, 62, 66, 146,
 172, 178
 Device under test (DUT), 13, 72, 156, 170
 DFT. *See* Discrete fourier transform (DFT)
 DG MOSFET. *See* Double-gate MOSFET
 (DG MOSFET)
 DIBL. *See* Drain induced barrier lowering
 (DIBL)
 Diffusion, 49, 54, 71, 90, 113, 114, 121, 156
 2-Dimension (2-D), 15, 47, 52, 61, 112, 113,
 115, 118, 119, 122, 135, 179
 3-Dimension (3-D), 11, 179
 Direct current (DC), 7, 24, 28, 32, 62, 90,
 132, 135, 159
 Discrete fourier transform (DFT), 169
 Distortion, 5, 6, 8, 10, 23, 29, 34, 36, 40,
 47, 88, 90, 154, 170
 Distributed, 53, 147
 Double-gate MOSFET (DG MOSFET), 6, 7,
 9, 13–17, 29, 33, 35, 45–76, 85–107,
 111, 112, 115–121, 128, 135,
 145–148, 153–160, 165, 166, 171,
 172, 177–179, 179
 DPDT switch, 6, 7, 32, 33, 36, 91, 106, 154
 DP4T switch, 6, 7, 33, 34, 36, 37, 39–40, 61,
 86, 90, 153–160, 179
 Drain, 4, 25, 46, 89, 111, 143, 175
 current, 6, 15, 31, 37, 47, 52, 54, 57, 61,
 62, 64, 65, 67, 69, 71, 72, 75, 76,
 89–92, 94, 106, 111, 114–117, 119,
 121, 124, 127, 128, 130, 132, 135,
 138, 143, 145, 149–150, 153, 156,
 161, 177, 178
 to source current, 61, 62, 71, 122, 153

Drain induced barrier lowering (DIBL), 9, 46,
 49, 62, 71, 113, 114, 118, 119, 135,
 145, 155
 Drain-source, 4, 8, 16, 25, 46, 53, 66, 96,
 113, 115, 150, 180
 DUT. *See* Device under test (DUT)

E

Effective gate oxide capacitance, 13
 Effective voltage, 11, 111
 EHF. *See* Extremely high frequency (EHF)
 EKV model, 9
 Electric field, 8, 9, 25, 49–51, 71, 72, 113,
 115, 155, 156, 180
 Electron, 25, 71, 72, 119, 129, 148, 155,
 156, 180
 Electron charge, 119, 132, 133
 Electron-hole, 30, 180
 Equivalent circuits, 7, 50, 178
 Extremely high frequency (EHF), 2
 Extremely low frequency (ELF), 2
 Extreme ultraviolet (EUV), 2

F

Fabrication, 4, 6, 9–11, 14, 16, 24, 46, 48,
 61, 63, 117–118, 129, 135, 143, 147,
 166, 179
 Fall time, 54, 71, 90, 91, 103, 121, 127,
 145, 151
 Fermi level, 96
 Fermi potential, 119, 129
 Field effect transistor (FET), 4, 14, 135
 Figure of merit (FOM), 13, 144–145, 151
 Filter function, 169, 170
 Flat-band, 106, 145, 159, 178, 179
 Flicker noise models, 131
 FOM. *See* Figure of merit (FOM)
 Fully-depleted, 52, 113, 118, 145

G

GaAs FET switch, 24
 Gain cascade, 86
 Gamma rays, 2
 Gate, 7, 25, 45, 88, 111, 143, 166, 175
 area, 14, 94, 130, 159, 166
 capacitance, 16, 63, 66, 71, 75, 90, 144
 to source voltage, 28, 36–37, 64, 65,
 121, 149
 voltage overdrive, 8, 9, 54, 61, 71, 75,
 89, 90, 117, 121, 151, 159, 161, 178

Gate-channel, 62, 135
 Gate-drain, 4, 46, 51, 131
 Gate-source, 4, 25, 46
 Gate-substrate, 31
 Gigahertz (GHz), 1–3, 6–12, 24, 25, 32, 34,
 73, 75, 85, 86, 88, 90, 91, 94, 97, 99,
 100, 103–105, 125, 145, 157, 178

H

Hafnia, 16, 143
 Hafnium dioxide (HfO₂), 9, 16, 17,
 143–161, 179
 Hard X-rays, 2
 High dielectric constant (High-k), 16,
 143–145, 147–149, 160, 180
 High-field effects, 24, 89
 High frequency (HF), 4, 23–25, 28, 37,
 39, 50, 101, 131, 132, 144, 157,
 169, 180
 Hot carrier effects, 62, 112, 113, 135, 180

I

ICs. *See* Integrated circuits (ICs)
 IF. *See* Intermediate frequency (IF)
 Image
 analysis, 171–172
 enhancement, 170–171
 sensor, 166–169, 172, 173, 179, 181
 Induced charge, 8
 Inductors, 24, 26
 Insertion loss, 6, 7, 10, 13, 23–25, 28, 32,
 33, 38, 40, 56, 61, 72, 73, 94–97, 101,
 103, 105, 106, 123, 128, 145,
 156–158, 160, 177
 Integrated circuits (ICs), 4, 9–12, 14, 15, 24,
 40, 45, 63, 90, 111, 137–138, 145,
 160, 173, 177, 178
 Intermediate frequency (IF), 3, 26
 Intrinsic capacitance, 6–7, 52
 Inverse discrete fourier transform, 170
 Isolation, 6, 7, 10, 13, 23–25, 28, 32, 34, 36,
 38, 41, 56, 58, 60, 63, 77, 85, 88, 90,
 94, 97, 101–103, 106, 125, 127, 128,
 135, 138, 154, 177–179

J

Junction, 9, 11, 24, 25, 30, 39, 45, 51, 53,
 56, 94, 101, 111, 114, 115, 123, 128,
 132, 160
 Junction capacitors, 25

L

Large-scale integration (LSI), 1
 Layout, 7, 10, 14, 15, 28, 37, 53, 54, 56, 59,
 62, 66, 67, 73, 90, 91, 113, 121, 177
 Leakage current, 16, 31, 41, 47, 49–53, 56,
 66, 114, 115, 119, 131–132, 143, 144,
 146–148, 177
 Linearity, 4, 5, 7, 13, 24–26, 38, 39, 87, 97
 Long channel, 15, 47, 89, 114, 117
 Low frequency, 2, 28, 97, 153, 161, 167
 Low noise amplifier, 26, 36, 155
 LSI. *See* Large-scale integration (LSI)

M

Medium frequency, 2
 Melting point, 144, 147
 MEMS, 25–26
 MEMS switch, 25–26
 MESFET, 4, 24–25
 MESFET switch, 24–25
 Metal interconnect, 189
 Metallization, 118
 Metal-oxide-semiconductor FET (MOSFET),
 4, 24, 45, 85, 111, 143, 165, 175
 Micrometer (μm), 2, 10–12, 18, 32, 54, 61,
 63, 71, 89, 90, 94, 96, 98–100, 106,
 117, 121, 129, 145, 146, 177, 179
 Mid infrared, 2
 Mobility, 6, 9, 25, 31, 46–48, 51, 54, 72, 89,
 96, 112, 113, 115, 117–119, 121, 128,
 133, 144, 149–151, 153, 156, 159,
 160, 166, 178–180
 Model, 4, 34, 46, 94, 111, 146, 166, 175
 Modeling, 7–13, 46, 52, 111, 115, 135, 138,
 159, 177, 179
 Molar mass, 144
 Molecular formula, 144
 MOS capacitor, 11
 MOSFET switch, 4, 6, 25, 27, 62, 73, 96, 157, 178
 MOS model, 9

N

Nanometer, 10, 62, 145, 160
 Near-infrared (NIR), 2
 Near ultraviolet, 2
 NIR. *See* Near-infrared (NIR)
 Noise
 Figure, 88
 model, 131–132
 sources, 131
 n-type MOS transistor, 29–30

O

Off-isolation, 13, 101, 106, 177
 3rd Order Intercept Point (OIP₃), 39, 87
 Overlap capacitances, 114
 Oxidation process, 7–8
 Oxide, 8, 11, 13, 15, 30, 35, 48–52, 54, 61, 63,
 89, 111–114, 117–119, 121, 129, 131,
 132, 136, 138, 143–145, 147–150, 152,
 153, 155, 159, 173, 177–180
 Oxide capacitance, 121, 144–145, 149, 150,
 153, 159

P

Parameter, 9, 50, 89, 90, 95–97, 114, 116–117,
 131, 137, 151, 160, 166, 171–173,
 177–179
 Parameter extraction, 9, 50
 Partially-depleted (PD), 33
 Path loss, 85–86
 Phase noise, 88, 131
 PIN diode switch, 24
 Pixels, 165, 166–167, 169–171
 Poisson's equation, 49, 112, 113, 118, 119,
 121, 129
 Polysilicon, 9, 138, 173, 177, 178
 Post processing, 168
 Potential, 4, 5, 9, 11, 14, 15, 31, 32, 41, 47–49,
 71, 73, 111–115, 117–120, 129, 132,
 138, 155, 160, 173, 177, 179, 181
 Power
 amplifier, 3, 8, 26, 27, 35–36, 88, 145, 155
 dissipation, 8, 26, 29, 36, 39, 50, 63, 73,
 145, 153, 178
 Pre processing, 167–170
 Propagation delay, 39, 40, 101, 145, 152, 152,
 177
 p-type, 4, 13, 24, 27, 28, 30, 31, 36, 37, 53, 56,
 59, 88, 96, 101, 102, 114, 115, 117, 146,
 149, 157, 159, 180
 Punch-through, 46

R

Radio frequency (RF), 1, 3, 5–7, 9–13, 15, 23,
 26, 29, 36, 61, 85, 111, 137, 143, 145,
 160, 173, 177, 178
 MOSFETs, 7–8
 power handling, 38–39
 switches, 3–5, 7, 9, 10, 15, 25, 31, 32, 75,
 90, 97, 145, 178
 switch performance parameters, 37–39
 transceiver switch, 28–29
 transceiver systems, 26–28

Recombination, 30

Regime, 7, 10, 11, 15, 24, 25, 45, 47, 52,
 62, 118, 178, 179
 Resistances, 6, 15, 25, 50, 53, 60, 90, 101,
 111, 121, 122, 128, 131, 138, 143,
 150, 160, 173, 177
 Resistivity, 11, 24, 111, 122, 132, 133, 160
 Resistors, 28, 94, 96, 131
 Return loss, 13, 38, 90, 94, 95, 104, 105
 RF. *See* Radio frequency (RF)
 Rise time, 54, 71, 90, 103, 121, 127, 145, 152

S

Saturation, 8, 9, 15, 36, 47–49, 61, 71–72,
 113, 115, 119, 138, 148, 154–156, 179
 Scattering, 49, 51, 89, 133
 Self-alignment, 52, 112
 Semiconductor, 8, 10, 15, 24, 35, 63, 72, 96,
 119, 133, 134, 143, 148, 156, 160
 Series resistances, 99, 114, 158
 Short channel effects (SCE), 10, 14, 15,
 45–49, 53, 62, 75, 85, 99, 105, 106,
 111–113, 131, 136, 145, 178
 Shot noise model, 131–132
 Silicon dioxide, 145
 Silicon-on-insulator (SOI), 111, 145, 166
 Single-gate MOSFET, 34–36, 61, 96, 97,
 112, 136, 146
 Single-pole double-throw (SPDT) switch, 32
 Skin depth, 38
 Soft X-rays, 2
 SOI. *See* Silicon-on-insulator (SOI)
 Solubility in water, 144
 Source, 4, 6, 8, 12–14, 16, 25, 28–31, 36–37,
 46, 49, 53, 54, 58, 60–62, 64–66, 71,
 87, 90, 96, 97, 100–103, 111,
 113–115, 118, 119, 121, 122, 124,
 127, 128, 130–132, 136, 143, 149,
 150, 153–155, 180
 S-parameters, 103–106, 178
 SPICE, 124, 125
 SPST switch, 31
 Strong inversion, 48, 53, 118–120
 Substrate, 6–9, 11, 13, 14, 16, 17, 25, 26, 28,
 30–32, 48, 53, 56, 58, 89, 94, 96, 97,
 101, 102, 111, 112, 114, 116–119, 123,
 125, 131–134, 136, 147–149, 152, 159,
 160, 165, 180
 Substrate current, 6, 8, 11, 13, 14, 30, 31, 48,
 61, 111, 129–130
 Subthreshold, 15, 45, 47, 49–51, 112–114, 117,
 118, 136, 146, 179, 180
 Subthreshold swing, 49, 113, 118, 180

Super high frequency, 2
 Super low frequency, 2
 Switching speed, 6, 8, 13, 15, 24, 26, 39, 40,
 90, 91, 94, 103, 106, 111, 143, 149,
 160, 177, 178
 Switch topology, 32

T

Thermal noise, 87–88, 131, 132
 Thermal noise model, 131
 Third harmonic, 87
 Threshold voltage, 15, 28, 36, 47–49, 51–53,
 56, 63–66, 76, 90, 96, 106, 107,
 111–115, 117, 118, 122, 138, 145–146,
 149–151, 160, 166, 177, 178, 180
 TLF. *See* Tremendously low frequency (TLF)
 Transceiver systems, 1–6, 26–28, 36, 85, 86, 89
 Transconductance, 8, 15, 36, 48, 61, 62, 71, 89,
 98, 116, 117, 132, 135, 154, 155, 157
 Transition time, 39
 Transmit/receive (T/R), 4, 6, 13, 29, 159
 Tremendously high frequency/far infrared, 2
 Tremendously low frequency (TLF), 2

U

Ultra high frequency (UHF), 2
 Ultra low frequency (ULF), 2

V

Very high frequency (VHF), 2, 3, 24
 Very-large-scale integration (VLSI), 1, 11
 Very low frequency (VLF), 2
 Voltage controlled oscillator (VCO), 5
 V_{th} roll-off, 118

W

Width, 5, 10, 12–14, 27, 31, 32, 46–48, 50, 53,
 54, 62, 63, 66, 71, 72, 87, 88, 90, 94,
 96–98, 106, 112, 114, 121, 127, 131,
 132, 138, 155, 156
 Wireless local area networks (WLAN), 2, 6,
 11, 23, 101
 WLAN. *See* Wireless local area networks
 (WLAN)
 Work function, 48, 49, 51, 52, 56, 61, 62, 106,
 118, 122, 130, 135, 144, 154, 180