

Index

μ GP, 97

Arexsys Internal Format, 38

ASTRA, 163

ATM, 116

ATM Adaptation Layer protocol,
116

Automatic Test Equipment, 84, 86

Automatic Test Pattern Generation,
6

Basic Events, 153

Basic Replicator Event, 157

Bayesian network, 162

BDD-based sequences, 42

behavioral-level synthesis tools, 47,
67

behaviorally redundant, 32

behavioural descriptions, 6

Binary Decision Diagram, 28, 29,
49, 69, 161

bit coverage, 36, 37, 51

bit failures, 37, 49

block coverage, 38

Boolean algebra, 69

BoundaryScan Test, 10

Branch Controllability, 20

branch coverage, 12, 13, 38, 92

Branch Detectability, 20

bridging defects, 13

Built-In Self-Test, 6, 18, 23, 86, 122

Catastrophic faults, 8

Channels failures, 37

characteristic vector, 133

code coverage, 15, 31

colored stochastic Petri net, 166

Communication, 109

concurrent computation, 109

Concurrent systems, 107

Condition coverage, 38, 51, 92

Condition failures, 37

conditional stuck-at faults, 17

conditions failures, 49

conformity test, 73, 78

Constant Bit Rate, 116

Contention, 109

Continuous Time Markov Chains,
166

Control Flow Graph, 12, 28

Control-based sequences, 42

controllability-don't-care set, 33

coverage metric, 5

Critical defect, 8

Critical Importance Factor, 162

dark corners, 20

Decision Diagrams, 68, 71

Deep Sub-Micron technologies, 18,
10, 56

Defect, 8, 11

Defect Coverage, 11

Defect Level, 9

defects statistics, 11

DEFUSE, 86

dependability, 3, 151

design debug, 5

design errors, 31

design for testability, 2

design quality, 9

Design reuse, 7

- design validation, 5
- design verification, 87
- detection probability, 16
- deterministic test, 18, 132
- deterministic test patterns, 86
- Device Under Test, 28, 34, 38, 84
- diagnosis, 5, 123
- Diagnostic Impact Factor, 162
- Digital Signal Processors, 86
- Directed Acyclic Graph, 29, 71, 96, 153
- Disturbance, 8
- divide-and-conquer testing strategy, 123
- DMA, 84
- dormancy factor, 155
- DrawNET, 163
- Dual Tone Multi-Frequency, 116
- dynamic gates, 155
- Dynamic Parametric Fault Tree, 156

- Easy-To-Detect faults, 27
- efficient clocks, 127
- efficient patterns, 127
- energy, 10
- error span, 113
- error span threshold, 115
- Errors, 8
- escape rate, 9
- Event failures, 37
- Event synchronization, 110
- execution graph, 69
- Expression coverage, 92

- failure rate, 151, 153
- Fault, 8
- Fault Coverage, 6
- fault dropping, 16
- fault injection, 38, 151
- fault library, 15
- fault model, 2, 5, 7, 8, 68
- fault propagating, 80
- fault table, 129
- Fault Tree, 153
- Fault Tree Analysis, 151
- Faultsim, 54, 99

- formal techniques, 2
- formal verification, 48, 87
- functional correctness, 107
- Functional Dependency, 155
- functional fault models, 68
- functional testing, 5, 22, 28, 33, 37, 48
- functional verification, 27

- GA-based sequences, 42
- Galileo, 163
- gate-level description, 1, 67
- genetic algorithm, 27, 28, 86, 124
- GL85, 85
- Goertzel's algorithm, 117
- GreatSPN, 163

- Hard-To-Detect faults, 27
- Hardware metric, 9
- hardware/software codesign, 67, 119, 151
- hardware/software systems, 107
- hierarchical test generation, 68, 73
- HLTG, 51
- hybrid ATPG, 27
- hybrid Built-in Self-test, 124, 130, 149

- IEEE P1500, 57
- Implicit Functionality, 13, 17, 19, 20
- implicit variables, 19
- importance factor, 161
- Inductive Fault Analysis, 11
- Input Generation, 59
- instruction coverage, 61
- instruction randomizer, 87
- Instruction Set Architecture, 84
- Instruction Set Extraction, 59
- Instruction Set Simulator, 88
- Intel 8051, 57, 60
- Intellectual Property cores, 10, 57, 84, 122
- Interconnected Processes, 33
- interconnection network, 151
- intermittent fault, 8
- ISCAS benchmark circuits, 130, 139

- ITC'99 benchmarks, 20
- ite expression, 69
- KEIL C compiler, 61
- Laerte++, 31, 33
- lifetime test, 6, 10
- line coverage, 12
- line justification, 80
- line stuck-at fault, 6
- Linear Feedback Shift Register, 21, 86, 124
- logic synthesis, 33
- manufacturing throughput, 10
- Marginal Impact Factor, 162
- Markov reward models, 152
- masked-based BIST, 21
- masks, 20, 23
- Memory Hierarchy, 108
- message-based communication, 111
- Microarchitectural Scheduling, 108
- Minimal Cut-Set, 159
- minimal independent subtree, 166
- minimum time separation problem, 115
- MIPS, 94
- MISR, 139
- mission-critical systems, 151
- Mis-Timed Event, 114
- model perturbation, 68
- ModelSim, 62, 98
- module cohesion, 9
- module coupling, 9
- monitor, 110
- Monte Carlo simulation, 48
- mSIM, 54
- multi-branch Register-Transfer-Level fault model, 19
- Multiple Branch coverage, 19
- mutant coverage, 53, 55
- mutants, 12, 48
- mutation, 51
- mutation operator, 12
- mutation testing, 12, 48
- n-detection, 14, 18, 23
- observability, 13, 15
- Observability-based Code Coverage Metrics, 13, 15, 22
- Operating System Scheduling, 108
- Parametric FT, 156
- Path coverage, 12, 38
- path testing, 48
- path-set analysis, 159
- pattern-resistant faults, 18
- performance parameters, 151
- permanent fault, 7, 8
- Petri nets, 69
- pipeline structures, 83
- PLASMA, 94
- PODEM, 75
- post primitive, 110
- power consumption, 10
- power dissipation, 123
- PowerPC604, 87
- Priority And gate, 155
- Probabilistic distributed sequences, 42
- Process quality, 10
- process yield, 10
- Processor Configuration, 59
- Product quality, 9
- Product validation, 6
- production test, 10
- pseudorandom patterns, 75, 124
- pseudorandom Test Pattern Generator, 124
- Quality Metrics, 7
- random methods, 27
- Random Mutation Hill Climber, 51
- random pattern-resistant faults, 124
- random-based ATPG, 27, 31
- Reduced Ordered BDD, 30
- redundancies, 31
- Register-Transfer-Level description, 1, 67

- reliability, 151
- Reliability Analysis, 159
- Remote Procedure Call, 111
- rendezvous, 111
- Repair Box, 158
- repair rate, 158
- Repairable Dynamic Parametric Fault Tree, 158
- Replicator Event, 157
- RISC, 117
- Risk Achievement Worth, 162
- Risk Reduction Worth, 162

- Saboteur, 38, 39, 51
- safety-critical systems, 151
- Savant, 38
- scanning test, 73, 74
- scheduling algorithm, 108
- scoreboarding, 108
- self-adaptation mechanism, 96
- semaphore, 110
- Sequence Enforcing gate, 155
- SHARPE, 163
- SIA02 roadmap, 83
- simulated annealing, 129
- Single Event Upset, 8
- Single-bit Register-Transfer-Level faults, 13
- Software metrics, 9, 12
- Software-Based Self-Test, 84
- SPARC v8, 57
- state transition diagrams, 69
- Statement coverage, 37, 92
- Stochastic Petri Nets, 152, 166
- Stochastic Well-formed Net, 166
- stratified Register-Transfer-Level fault coverage, 16
- stratified sampling technique, 16, 23
- structural descriptions, 6
- structural test, 22
- Structurally Synthesized BDD, 69
- stuck-at faults, 11, 47, 69
- STUMPS, 139
- superscalar design, 84
- symbolic ATPG, 27
- Symbolic evaluation, 48
- symbolic method, 75
- Symbolic technique, 2
- synchronization, 2, 107
- synchronization error, 107
- synchronization point, 110
- system graph, 69
- system level descriptions, 1
- system reconfiguration, 10
- SystemC, 32, 33, 37, 38, 48, 49, 50, 53
- system-on-board design, 122
- System-on-Chip, 1, 47, 57, 67, 83, 122

- Tabu search, 129
- test, 1
- test coverage metrics, 48
- Test Effectiveness, 7, 8, 10
- Test Efficiency, 68
- test length, 10, 55, 132, 146
- Test Overhead, 10
- test pattern, 2, 8
- test pattern broadcasting, 141
- Test Pattern Generator, 124
- test planning, 5
- Test Power, 10
- test preparation, 5
- Test Program Generation, 83
- test quality, 10, 22
- Test Response Analyzer, 124
- test reuse, 7
- test vector, 8
- testgen, 53
- test-scheduling problem, 123
- Time-Invariant System, 8
- timing, 2, 107
- timing correctness, 107
- Toggle Activity, 90
- Toggle coverage, 92
- Tomasulo's algorithm, 108
- Turbo Tester, 130

- Unified Modeling Language, 5

- validation, 1, 10, 15, 47, 57
- Validation Vector Grade, 13, 15, 23

VeriDOS, 20
Verilog, 5, 15, 110, 115
VERTIS, 85
Vesley–Fussel Importance factor,
162
VHDL, 5, 32, 33, 37, 38, 59, 61, 76,
94, 110
Vista, 38
wait primitive, 110
Warm Spare gate, 155
Weighted random sequences, 42
WISHBONE, 57
Write-After-Read hazard, 112
yield ramp-up, 11