
REFERENCES

- [AB86] J. Archibald and J. L. Baer. Cache coherence protocols: Evaluation using a multiprocessor simulation model. *ACM Transactions on Computer Systems*, 4(4):273–298, 1986.
- [Ake78] S. B. Akers. Binary decision diagrams. *IEEE Trans. Computers*, C-27(6):509–516, August 1978.
- [BAMP81] M. Ben-Ari, Z. Manna, and A. Pnueli. The temporal logic of branching time. In *ACM Symp. Principles of Programming Languages*, pages 164–176, 1981.
- [BBB⁺87] R. E. Bryant, D. Beatty, K. Brace, K. Cho, and T. Sheffler. COSMOS: A compiled simulator for MOS circuits. In *24th Design Automation Conference*, 1987.
- [BBS90] Derek L. Beatty, Randal E. Bryant, and Carl-Johan H. Seger. Synchronous circuit verification by symbolic simulation: An illustration. In *Advanced Research in VLSI: Proceedings of the Sixth MIT Conference*, April 1990.
- [BCD86] M. C. Browne, E. M. Clarke, and Dill. Automatic verification using temporal logic: Two new examples. In George J. Milne and P. A. Subramanyam, editors, *Formal Aspects of VLSI Design, Proceedings of the 1985 Edinburgh Workshop on VLSI*, pages 113–124. North-Holland, 1986.
- [BCDM86] M. C. Browne, E. M. Clarke, D. L. Dill, and B. Mishra. Automatic verification of sequential circuits using temporal logic. *IEEE Transactions on Computers*, C-35(12):1035–1044, 1986.
- [BCG86] M.C. Browne, E. M. Clarke, and O. Grumberg. Reasoning about networks with many identical finite state processes. In *ACM Symp. Principles of Distributed Computing 5*, 1986.
- [BCG87] M.C. Browne, E. M. Clarke, and O. Grumberg. Characterizing kripke structures in temporal logic. Technical Report 87-104, Carnegie-Mellon University. Computer Science Department, 1987.

- [BCL] J. R. Burch, E. M. Clarke, and D. E. Long. Symbolic model checking with partitioned transition relations. To appear in the Proceedings of VLSI'91.
- [BCL91a] Jerry R. Burch, Edmund M. Clarke, and David E. Long. Representing circuits more efficiently in symbolic model checking. In *Proceedings of the 28th ACM/IEEE Design Automation Conference*, San Francisco, California, June 1991.
- [BCL91b] Jerry R. Burch, Edmund M. Clarke, and David E. Long. Symbolic model checking with partitioned transition relations. In A. Halaas and P. B. Denyer, editors, *Proceedings of the IFIP International Conference on Very Large Scale Integration*, Edinburgh, Scotland, August 1991.
- [BCM⁺90] J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, and J. Hwang. Symbolic model checking: 10^{20} states and beyond. In *Proceedings of the Fifth Annual Symposium on Logic in Computer Science*, June 1990.
- [BF89a] S. Bose and A. Fisher. Verifying pipelined hardware using symbolic logic simulation. In *IEEE International Conference on Computer Design*, 1989.
- [BF89b] Soumitra Bose and Allan L. Fisher. Automatic verification of synchronous circuits using symbolic logic simulation and temporal logic. In Luc Claesen, editor, *Proceedings of the IMEC-IFIP International Workshop on Applied Formal Methods For Correct VLSI Design*, pages 759–764, November 1989.
- [Bil87] J. P. Billon. Perfect normal forms for discrete functions. Technical Report 87019, BULL, March 1987.
- [Bry86] R. E. Bryant. Graph-based algorithms for boolean function manipulation. *IEEE Transactions on Computers*, C-35(8), 1986.
- [Bry88] Randal E. Bryant. Verifying a static ram design by logic simulation. In Jonathan Allen and F. Thomson Leighton, editors, *Advanced Research in VLSI: Proceedings of the Fifth MIT Conference*, pages 335–349. MIT Press, 1988.
- [Bry91] R. E. Bryant. On the complexity of VLSI implementations and graph representations of boolean functions with application to integer multiplication. *IEEE Trans. Computers*, 40(2):205 – 213, February 1991.
- [BS90] Randal E. Bryant and Carl-Johan Seger. Formal verification of digital circuits using symbolic ternary system models. In Robert Kurshan and

- Edmund M. Clarke, editors, *Workshop on Computer-Aided Verification*, New Brunswick, New Jersey, June 1990. Center for Discrete Mathematics and Theoretical Computer Science (DIMACS).
- [Bur84] J. P. Burgess. Basic tense logic. In D. Gabbay and F. Guenther, editors, *Handbook of Philosophical Logic. Volume II: Extensions of Classical Logic*, pages 89–134. D. Reidel, 1984.
- [CBM89] Olivier Coudert, Christian Berthet, and Jean Christophe Madre. Verification of synchronous sequential machines based on symbolic execution. In Joseph Sifakis, editor, *Automatic Verification Methods for Finite State Systems, International Workshop, Grenoble, France*, volume 407 of *Lecture Notes in Computer Science*. Springer-Verlag, June 1989.
- [CDK90] E. M. Clarke, I. A. Draghicescu, and R. P. Kurshan. A unified approach for showing language containment and equivalence between various types of ω -automata. In *Fifteenth Colloquium on Trees in Algebra and Programming*, volume 431 of *Lecture Notes in Computer Science*, Copenhagen, Denmark, May 1990. Springer-Verlag.
- [CE81a] E. M. Clarke and E. A. Emerson. Characterizing properties of parallel programs as fixpoints. In *Seventh International Colloquium on Automata, Languages, and Programming*, volume 85 of *LNCS*, 1981.
- [CE81b] E. M. Clarke and E. A. Emerson. Synthesis of synchronization skeletons for branching time temporal logic. In Dexter Kozen, editor, *Logic of Programs: Workshop*, volume 131 of *Lecture Notes in Computer Science*, Yorktown Heights, New York, May 1981. Springer-Verlag.
- [CES86] E. M. Clarke, E. A. Emerson, and A. P. Sistla. Automatic verification of finite-state concurrent systems using temporal logic specifications. *ACM Transactions on Programming Languages and Systems*, 8(2):244–263, 1986.
- [CGK89] E. M. Clarke, O. Grumberg, and R. P. Kurshan. A synthesis of two approaches for verifying finite state concurrent systems. In *Logic at Botik '89, Symposium on Logical Foundations of Computer Science*, volume 363 of *Lecture Notes in Computer Science*. Springer-Verlag, July 1989.
- [CGL92] Edmund M. Clarke, Orna Grumberg, and David E. Long. Model checking and abstraction. In *Proceedings of the Annual ACM Symposium on Principles of Programming Languages*, January 1992.
- [CHPP87] P. Caspi, N. Halbwachs, D. Pilaud, and J. A. Plaice. Lustre, a declarative language for programming synchronous systems. In *14th ACM Symp. on Principles of Programming Languages*, January 1987.

- [CLM89a] E. M. Clarke, D. E. Long, and K. L. McMillan. Compositional model checking. In *Proceedings of the Fourth Annual IEEE Symposium on Logic in Computer Science*, 1989.
- [CLM89b] E. M. Clarke, D. E. Long, and K. L. McMillan. A language for compositional specification and verification of finite state hardware controllers. In *9th International Symposium on Hardware Description Languages and their Applications*, 1989.
- [CM88] K. M. Chandy and J. Misra. *Parallel program design : a foundation*. Addison-Wesley, 1988.
- [CMB91] Olivier Coudert, Jean Christophe Madre, and Christian Berthet. Verifying temporal properties of sequential machines without building their state graphs. In E. M. Clarke and R. P. Kurshan, editors, *Computer Aided Verification, '90*, volume 3 of *DIMACS Series in Discrete Mathematics and Theoretical Computer Science*, 1991.
- [DC86] D. L. Dill and E. M. Clarke. Automatic verification of asynchronous circuits using temporal logic. *IEE Proceedings, Pt. E*, 133(5):276-282, September 1986.
- [Dil88] D. Dill. Trace theory for automatic hierarchical verification of speed-independent circuits. Technical Report 88-119, Carnegie Mellon University, Computer Science Dept, 1988.
- [EL86] E. A. Emerson and C.-L. Lei. Efficient model checking in fragments of the propositional mu-calculus. In *Proceedings of the Second Annual Symposium on Logic in Computer Science*. IEEE Computer Society Press, June 1986.
- [FB89] Allan L. Fisher and Randal E. Bryant. Performance of COSMOS on the IFIP workshop benchmarks. In *Proceedings of IMEC Conference*, 1989.
- [FMK90] M. Fujita, Y. Matsunaga, and T. Kakuda. Automatic and semi-automatic verification of switch-level circuits with temporal logic and binary decision diagrams. In *ICCAD*, pages 38-41, 1990.
- [GL91] Orna Grumberg and David E. Long. Model checking and modular verification. In J. C. M. Baeten and J. F. Groote, editors, *Proceedings of CONCUR '91: 2nd International Conference on Concurrency Theory*, volume 527 of *Lecture Notes in Computer Science*. Springer-Verlag, August 1991.
- [God90] P. Godefroid. Using partial orders to improve automatic verification methods. In *Workshop on Computer Aided Verification*, 1990.

- [GS] S. M. German and A. P. Sistla. Reasoning about systems with many processes. GTE Laboratories Inc., Waltham, Massachusetts.
- [GS91] Susanne Graf and Bernhard Steffen. Compositional minimization of finite state systems. In Robert Kurshan and Edmund M. Clarke, editors, *Computer-Aided Verification, Proceedings of the 1990 Workshop*, volume 3 of *DIMACS Series in Discrete Mathematics and Theoretical Computer Science*. American Mathematical Society, 1991.
- [GW91] P. Godefroid and P. Wolper. A partial approach to model checking. In *LICS*, 1991.
- [Hoa69] C. A. R. Hoare. An axiomatic basis for computer programming. *Comm. ACM*, 12:576–580,583, October 1969.
- [KC90] S. Kimura and E. M. Clarke. A parallel algorithm for constructing binary decision diagrams. In *1990 IEEE International Conference on Computer Design*, September 1990.
- [KM89] R. Kurshan and K. L. McMillan. A structural induction theorem for processes. In *ACM Symposium on Principles of Distributed Computing*, Edmonton, Alberta, 1989.
- [Kro87] Fred Kroger. *Temporal Logic of Programs*. Springer-Verlag, 1987.
- [Kur85] R. P. Kurshan. Modelling concurrent processes. In *Symp. in Applied Math. 31*, pages 45–57. 1985.
- [Kur86] R. P. Kurshan. Testing containment of ω -regular languages. Technical Report 1121-861010-33-TM, Bell Laboratories, 1986.
- [Kur87] R. P. Kurshan. Reducibility in analysis of coordination. In *LNCS*, volume 103, pages 19–39. Springer-Verlag, 1987.
- [LN91] B. Lin and A. R. Newton. Efficient symbolic manipulation of equivalence relations and classes. In *IMEC-IFIP International Workshop on Formal Methods in VLSI Design*, Miami, Florida, 1991.
- [LP85] Orna Lichtenstein and Amir Pnueli. Checking that finite state concurrent programs satisfy their linear specification. In *Conference Record of the Twelfth Annual ACM Symposium on Principles on Programming Languages*, 1985.
- [LTN90] B. Lin, H. J. Touati, and A. R. Newton. Don't care minimization of multi-level sequential logic networks. In *ICCAD*, pages 414–417, 1990.

- [Mar85] A. J. Martin. The design of a self-timed circuit for distributed mutual exclusion. In Henry Fuchs, editor, *1985 Chapel Hill Conference on VLSI*, pages 245–260. Computer Science Press, 1985.
- [MB59] D. E. Muller and W. S. Bartky. A theory of asynchronous circuits. In *The Annals of the Computation Laboratory of Harvard University. Volume XXIX: Proceedings of an International Symposium on the Theory of Switching, Part I*, pages 204–243. Harvard University Press, 1959.
- [Mil80] R. Milner. *A Calculus of Communicating Systems*, volume 92 of *Lecture Notes in Computer Science*. Springer-Verlag, 1980.
- [Mil83] G. J. Milne. Circal, calculus for circuit descriptions. *Integration*, 1:121–160, 1983.
- [MO81] Y. Malachi and S. S. Owicki. Temporal specifications of self-timed systems. In H. T. Kung, B. Sproull, and G. Steele, editors, *VLSI Systems and Computations*. 1981.
- [MP81] Z. Manna and A. Pnueli. Verification of concurrent programs: the temporal framework. In R. S. Boyer and J. S. Moore, editors, *The Correctness Problem in Computer Science*, pages 215–273. 1981.
- [MS91] K.L. McMillan and J. Schwalbe. Formal verification of the Encore Giga-max cache consistency protocol. In *International Symposium on Shared Memory Multiprocessors*, 1991.
- [NH84] R. De Nicola and M. Hennessy. Testing equivalences for processes. *Theoretical Computer Science*, 34(83), 1984.
- [NPW81] M. Nielsen, G. Plotkin, and G. Winskel. Petri nets, event structures and domains, part I. *Theoretical Computer Science*, 13:85–108, 1981.
- [Par74] David Park. Finiteness is mu-ineffable. Theory of Computation Report No. 3, The University of Warwick, 1974.
- [PL89] D. K. Probst and H. F. Li. Abstract specification, composition, and proof of correctness of delay-insensitive circuits and systems. Technical report, Concordia University, Dept. of Computer Science, 1989.
- [PL90] D. K. Probst and H. F. Li. Using partial order semantics to avoid the state explosion problem in asynchronous systems. In *Workshop on Computer Aided Verification*, 1990.
- [PL91] D. K. Probst and H. F. Li. Partial order model checking: A guide for the perplexed. In *Third Workshop on Computer Aided Verification*, pages 405–416, July 1991.

- [Pnu77] A. Pnueli. The temporal semantics of concurrent programs. In *18th Symposium on Foundations of Computer Science*, 1977.
- [Pnu86] A. Pnueli. Applications of temporal logic to the specification and verification of reactive systems: A survey of current trends. In *Lecture Notes in Computer Science*, volume 224, pages 510–584. Springer-Verlag, 1986.
- [QS81] J. P. Quielle and J. Sifakis. Specification and verification of concurrent systems in CESAR. In *Proceedings of the Fifth International Symposium in Programming*, 1981.
- [RU71] N. Rescher and A. Urquhart. *Temporal Logic*. Springer-Verlag, 1971.
- [Sei80a] C. L. Seitz. Ideas about arbiters. *Lambda*, 10(14), 1980.
- [Sei80b] C. L. Seitz. System timing. In Carver Mead and Lynn Conway, editors, *Introduction to VLSI Systems*, pages 218–262. Addison-Wesley, 1980.
- [SG89] Z. Shtadler and O. Grumberg. Network grammars, communication behaviors and automatic verification. In *Workshop on Automatic Verification Methods for Finite State Systems*, LNCS, pages 151–165. Springer-Verlag, 1989.
- [Smu68] R. M. Smullyan. *First Order Logic*. Springer-Verlag, 1968.
- [Tar55] A. Tarski. A lattice-theoretical fixpoint theorem and its applications. *Pacific J. Math.*, 5:285–309, 1955.
- [TBK91] H. J. Touati, R. K. Brayton, and R. P. Kurshan. Testing language containment for ω -automata using BDD's. In *IMEC-IFIP International Workshop on Formal Methods in VLSI Design*, Miami, Florida, 1991.
- [Tho84] R. H. Thomason. Combinations of tense and modality. In D. Gabbay and F. Guenther, editors, *Handbook of Philosophical Logic. Volume II: Extensions of Classical Logic*, pages 89–134. D. Reidel, 1984.
- [TSL+90] H. J. Touati, H. Savoj, B. Lin, R. K. Brayton, and A. Sangiovanni-Vincentelli. Implicit state enumeration of finite state machines using BDD's. In *ICCAD*, pages 130–133, 1990.
- [Val89] A. Valmari. Stubborn sets for reduced state space generation. In *10th Int. Conf. on Application and Theory of Petri Nets*, 1989.
- [Val90] A. Valmari. A stubborn attack on the state explosion problem. In *Workshop on Computer Aided Verification*, 1990.

- [vdS83] Jan L. A. van de Snepscheut. *Trace Theory and VLSI design*. PhD thesis, Department of Computer Science, Eindhoven University of Technology, October 1983.
- [WL89] P. Wolper and V Lovinfosse. Verifying properties of large sets of processes with network invariants. In *Workshop on Automatic Verification Methods for Finite State Systems*, LNCS, pages 68–80. Springer-Verlag, 1989.
- [Wol83] Pierre Wolper. Temporal logic can be more expressive. *Information and Control*, 56:72–99, 1983.
- [YTK91] Tomohiro Yoneda, Yoshihiro Tohma, and Yutaka Kondo. Acceleration of timing verification method based on time Petri nets. *Systems and Computers in Japan*, 22(12):37–52, 1991.

INDEX

- Abstract model, 89
- Abstraction, 108, 127
- Actual parameters, 75, 84
- AndExists, 37
- Apply, 36
- Arbiter, 39, 49, 54
- ASSIGN keyword, 63, 72, 82
- Assignment declaration, 72
- Asymptotic performance, 47, 106, 109, 123
- Asynchronous circuits, 44, 66, 168
- Atomic proposition, 17
- Automata theoretic methods, 5
- Axioms, 13
- Backward closed, 160
- Base functions, 81
- Binary Decision Diagrams, 3, 32
- Bisimulation, 6, 119
- Boolean algebra, 18, 25, 33
- Boolean formulas, 114
- Boolean quantification, 27
- Boolean representations, 25
- Bottom-up substitution, 146
- Bounded knowledge, 106
- Bounded tree-width, 56
- Bounded width, 49
- Branching time, 15
- Bus arbiter, 39
- Bus snooping, 87, 89
- Büchi automata, 120
- Cache blocks, 87
- Cache consistency protocol, 49, 87
- Cache replacement policy, 91
- Cache, 89
- Call-by-name, 76
- Call-by-reference, 76, 84
- Canonical form, 32
- Case expression, 63, 71
- CCS, 6
 - and induction, 139
- Circuit algebra, 6
- Cluster, 87
- Compiler, 78
- Complexity
 - of AndExists, 38
 - of symbolic model checking, 38
- Compose, 37, 116, 122, 144
- Compositional model checking, 8
- Computation Tree Logic, 16
- Computation tree, 17
- Configuration, 160
- Conformance, 6
- Conjunctive partitioning, 123
- Constrain, 124, 126
- Continuous, 19
- Copy back, 89
- Counterexample, 101, 105, 135
- Courtesy read, 98
- Coverable, 167
- Cross section, 52
- CTL, 16, 61, 73
- Cutoff point, 164
- Data dependencies, 65
- Data structure, 65
- Dataflow, 62
- Deadlock, 62, 100–101
 - and occurrence nets, 171
- DEFINE keyword, 65, 75, 83
- Denotation, 79
- Dining philosophers, 165

- Directed acyclic graphs, 33
- Discrete time, 14
- Distributed mutual exclusion, 39, 45
- DME, 45, 49, 54, 123, 168
- Domain partitioning, 124, 147
- Dynamic hazard, 168
- Early quantification, 45, 122, 126
- Enumerated types, 61–62, 71, 79
- Equivalence relation, 126, 143
- Equivalence, 123, 143
- Event structure, 155
- Expressions, 69, 80
- FAIR keyword, 74, 84
- Fairness constraint, 67, 74, 79, 85, 118
- Fairness, 62
- Final state, 162
- Finite model, 17
- Finite state machines, 62
 - asynchronous, 44
 - synchronous, 39
- Firing sequences, 159
- Fixed points, 17–19
- Floyd-Hoare logic, 12
- Formal parameters, 75, 84
- Formal verification, 1
- Formally monotonic, 114
- Forward cross section, 52
- Forward width, 52
- Frame, 13
- Functional, 18
- Gigamax, 87, 134
- Global bus, 87
- GORMEL, 141
- Hidden weighted bit, 54
- Hit, 89
- Homomorphic reductions, 7
- Identifier, 70, 76
- Image, 117
- Inclusion operator, 71
- Indexed CTL, 140
- Individual interpretation, 114
- Individual variables, 114
- Induction, 8, 129
- INIT keyword, 68, 73, 84
- Initial condition, 79
- Initial state, 63
- Instance, 65, 72, 75
- Instantiation, 83
- Interleaving model, 44, 46, 49, 123
- Internal node, 33
- Invalid state, 90
- Invalidate, 89, 91
- Invariant, 129
- Iterative abstraction, 146
- Iterative squaring, 39
- Kripke model, 21, 27, 63
- Language containment, 6, 120, 126
 - and induction, 139
- Linear temporal logic, 14
- Livelock, 101
- Liveness properties, 5
- Liveness, 62
- Local configuration, 163
- LUSTRE, 62
- Marking, 158
- Mealy machine, 61, 69, 143
- Metastability, 12
- Miss, 89
- Modal logics, 13
- Modal tense logic, 16
- Model checking problem, 18
- Model checking, 2, 4, 17
- Model theory, 13, 16
- Model, 13
- Modified breadth first search, 123
- MODULE keyword, 75, 83
- Module, 72, 75
- Monotonic, 19
- Mu-Calculus, 7, 113
- Network grammars, 140
- Next keyword, 70
- Non-determinism, 15, 88
- Non-deterministic choice, 61, 64

- OBDD, 31, 42
- Observational equivalence, 6
- Occurrence net, 155, 159
- Ordered Binary Decision Diagram, 31
- Ordered decision tree, 31
- Owned state, 90
- Parallel assignment, 62
- Partially ordered model, 108
- Partitioned transition relations, 122
- Path quantifiers, 62
- Path, 18
- Persistence, 154
- Petri net, 155, 158
- Pomtree, 155
- Postset, 158, 162
- Pre-order, 130
- Precedence, 70, 74
- Prefix operator, 132
- Preset, 158
- Process closure, 140
- Process invariant, 130
- Process keyword, 72, 77, 84
- Process quantifiers, 8, 140
- Process, 66, 77, 84
- PSPACE, 39
- Queues, 95
- Range partitioning, 124
- Reachable states, 42, 48, 117, 125
- Reactive, 3, 12, 17
- Read, 91
- Read-owned, 91
- Read-shared, 91
- Reduce, 32
- Reduction, 7
- Relational formulas, 114
- Relational interpretation, 114
- Relational variables, 114
- Replacement, 89
- Reply-owned, 92
- Reply-stall, 92
- Reply-waiting, 92
- Response, 91
- Restrict, 48, 125, 145
- Reverse cross section, 52
- Reverse width, 52
- Running keyword, 67, 77
- Safety, 62, 100
- Semantics, 13
 - of CTL, 18
 - of SMV, 78
 - syntax-directed, 61, 79
- Sequential consistency, 100
- Sequential substitution, 148
- Set expression, 71
- Shared memory multiprocessor, 87
- Shared state, 90
- Simulation, 87, 120, 132
- Simultaneous model, 44, 46, 67
- Since, 14
- SMV, 61
- Snoop, 92
- SPEC keyword, 64, 73, 84
- Specification, 63, 73, 79, 100
- Speed-independent, 4, 45
- Split transaction bus, 89
- State explosion problem, 2
- State minimization, 8
- Street automata, 120
- Stuttering, 141
- Substitution, 146
- Symbolic model checker, 87
- Symbolic model checking, 3, 36, 42, 61, 113, 122
- Symbolic models, 26
- Symbolic simulation, 126
- Symmetric functions, 47
- Syntax
 - of CTL, 17
 - of SMV, 62
 - of the Mu-Calculus, 114
- Syntax-directed, 79
- Tableau, 5, 7
- Temporal logic, 2, 13

- Tense logic, 13
- Tense operators, 4, 17
- Terminal marking, 171
- Terminals, 33
- Termination, 12
- Theorem proving, 2
- Topological, 49, 52, 57
- Totally ordered model, 108
- Trace theory, 6
 - and induction, 140
- TRANS keyword, 68, 73, 84
- Transition relation, 17, 28, 39, 42, 54, 78–79
 - asynchronous
 - interleaving, 45
 - simultaneous, 44
 - conjunctive, 67, 122
 - disjunctive, 66, 123
 - synchronous, 39
- Transitive closure, 117, 126
- Tree circuits, 49
- Tree order, 56–57
- Truncation, 164
- Turing machine, 39
- Type, 71
- UIC, 87
 - local, 94
 - remote, 97
- Unfolding, 155, 159
- Union operator, 71
- Until, 14
- Valuation, 13
- VAR keyword, 71, 75, 84
- Variable declarations, 79
- Variable ordering, 32
- Variables
 - in SMV, 71
- Vector functional, 26
- Waiting, 93
- Width, 49, 52, 57
- Write, 91
- Write-invalid, 91
- Write-response, 91
- Write-shared, 91