
REFERENCES

- [Ake78] S. B. Akers. Binary decision diagram. *IEEE Trans. on Computers*, Vol. C-27, No. 6, pp. 509–516, June 1978.
- [BC95] R. E. Bryant and Y.-A. Chen. Verification of arithmetic circuits with binary moment diagrams. In *Proc. of 32nd ACM/IEEE Design Automation Conference (DAC'95)*, pp. 535–541, June 1995.
- [BCMD90] J. R. Burch, E. M. Clarke, K. L. McMillan, and D. L. Dill. Sequential circuit verification using symbolic model checking. In *Proc. of 27th ACM/IEEE Design Automation Conference (DAC'90)*, pp. 46–51, June 1990.
- [BF85] F. Brglez and H. Fujiwara. A neutral netlist of 10 combinational circuits. In *Proc. of 1985 IEEE International Symposium Circuit and Systems (ISCAS'85), Special Session on ATPG and Fault Simulation*, June 1985.
- [BFG⁺93] R. I. Bahar, E. A. Frohm, C. M. Gaona, G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi. Algebraic decision diagrams and their applications. In *Proc. of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-93)*, pp. 188–191, November 1993.
- [BHMSV84] R. K. Brayton, G. D. Hachtel, C. T. McMullen, and A. L. Sangiovanni-Vincentelli. *Logic Minimization Algorithms for VLSI Synthesis*. Kluwer Academic Publishers USA, 1984.
- [BRB90] K. S. Brace, R. L. Rudell, and R. E. Bryant. Efficient implementation of a BDD package. In *Proc. of 27th ACM/IEEE Design Automation Conference (DAC'90)*, pp. 40–45, June 1990.
- [BRKM91] K. M. Butler, D. E. Ross, R. Kapur, and M. R. Mercer. Heuristics to compute variable orderings for efficient manipulation of ordered binary decision diagrams. In *Proc. of 28th ACM/IEEE Design Automation Conference (DAC'91)*, pp. 417–420, June 1991.

- [Bry86] R. E. Bryant. Graph-based algorithms for Boolean function manipulation. *IEEE Trans. on Computers*, Vol. C-35, No. 8, pp. 677–691, August 1986.
- [Bry91] R. E. Bryant. On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication. *IEEE Trans. on Computers*, Vol. C-40, No. 2, pp. 205–213, February 1991.
- [BSVW87] R. K. Brayton, R. R. A. Sangiovanni-Vincentelli, and A. R. Wang. MIS: A multiple-level logic optimization system. *IEEE Trans. on Computer-Aided Design*, Vol. CAD-6, No. 6, pp. 1062–1081, November 1987.
- [CB89] K. Cho and R. E. Bryant. Test pattern generation for sequential MOS circuits by symbolic fault simulation. In *Proc. of 26th ACM/IEEE Design Automation Conference (DAC'89)*, pp. 418–423, June 1989.
- [CHJ⁺90] H. Cho, G. D. Hachtel, S.-W. Jeong, B. Plessier, E. Schwarz, and F. Somenzi. ATPG aspects of FSM verification. In *Proc. of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-90)*, pp. 134–137, November 1990.
- [CM92] O. Coudert and J. C. Madre. A new graph based prime computation technique. In T. Sasao, editor, *New Trends in Logic Synthesis*, chapter 2, pp. 33–57. Kluwer Academic Publishers USA, 1992.
- [CMF93] O. Coudert, J. C. Madre, and H. Fraisse. A new viewpoint of two-level logic optimization. In *Proc. of 30th ACM/IEEE Design Automation Conference (DAC'93)*, pp. 625–630, June 1993.
- [CMZ⁺93] E. M. Clarke, K. L. McMillan, X. Zhao, M. Fujita, and J. Yang. Spectral transforms for large Boolean functions with applications to technology mapping. In *Proc. of 30th ACM/IEEE Design Automation Conference (DAC'93)*, pp. 54–60, June 1993.
- [dG86] A. J. de Geus. Logic synthesis and optimization benchmarks for the 1986 DAC. In *Proc. of 23rd ACM/IEEE Design Automation Conference (DAC'86)*, pp. 78, June 1986.
- [FFK88] M. Fujita, H. Fujisawa, and N. Kawato. Evaluation and improvement of Boolean comparison method based on binary decision diagrams. In *Proc. of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-88)*, pp. 2–5, November 1988.

- [FMK91] M. Fujita, Y. Matsunaga, and T. Kakuda. On variable ordering of binary decision diagrams for the application of multi-level logic synthesis. In *Proc. of IEEE The European Conference on Design Automation (EDAC'91)*, pp. 50–54, February 1991.
- [FS87] S. J. Friedman and K. J. Supowit. Finding the optimal variable ordering for binary decision diagrams. In *Proc. of 24th ACM/IEEE Design Automation Conference (DAC'87)*, pp. 348–356, June 1987.
- [HCO74] S. J. Hong, R. G. Cain, and D. L. Ostapko. MINI: A heuristic approach for logic minimization. *IBM Journal of Research and Development*, Vol. 18, No. 5, pp. 443–458, 1974.
- [HMPS94] G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi. Probabilistic analysis of large finite state machines. In *Proc. of 31st ACM/IEEE Design Automation Conference (DAC'94)*, pp. 270–275, June 1994.
- [Ish92] N. Ishiura. Synthesis of multi-level logic circuits from binary decision diagrams. In *Proc. of Synthesis and Simulation Meeting and International Interchange (SASIMI'92, Japan)*, pp. 74–83, March 1992.
- [ISY91] N. Ishiura, H. Sawada, and S. Yajima. Minimization of binary decision diagrams based on exchanges of variables. In *Proc. of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-91)*, pp. 472–475, November 1991.
- [IY90] N. Ishiura and S. Yajima. A class of logic functions expressible by a polynomial-size binary decision diagrams. In *Proc. of Synthesis and Simulation Meeting and International Interchange (SASIMI'90, Japan)*, pp. 48–54, October 1990.
- [IYY87] N. Ishiura, H. Yasuura, and S. Yajima. High-speed logic simulation on vector processors. *IEEE Trans. on Computer-Aided Design*, Vol. CAD-6, No. 3, pp. 305–321, May 1987.
- [JT92] R. P. Jacobi and A. M. Trullemans. Generating prime and irredundant covers for binary decision diagrams. In *Proc. of IEEE The European Conference on Design Automation (EDAC'92)*, pp. 104–108, March 1992.
- [LCM89] P. Lammens, L. J. Claesen, and H. D. Man. Tautology checking benchmarks: Results with TC. In *Proc. of IFIP International Workshop on Applied Formal Methods for Correct VLSI Design*, pp. 600–604, November 1989.

- [LL92] H.-T. Liaw and C.-S. Lin. On the OBDD-representation of general Boolean functions. *IEEE Trans. on Computers*, Vol. C-41, No. 6, pp. 661–664, June 1992.
- [LPV93] Y.-T. Lai, M. Pedram, and S. B. Vrudhula. FGILP: An integer linear program solver based on function graphs. In *Proc. of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-93)*, pp. 685–689, November 1993.
- [LS90] B. Lin and F. Somenzi. Minimization of symbolic relations. In *Proc. of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-90)*, pp. 88–91, November 1990.
- [MB88] J. C. Madre and J. P. Billon. Proving circuit correctness using formal comparison between expected and extracted behaviour. In *Proc. of 25th ACM/IEEE Design Automation Conference (DAC'88)*, pp. 205–210, June 1988.
- [MF89] Y. Matsunaga and M. Fujita. Multi-level logic optimization using binary decision diagrams. In *Proc. of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-89)*, pp. 556–559, November 1989.
- [Min92a] S. Minato. Fast generation of irredundant sum-of-products forms from binary decision diagrams. In *Proc. of Synthesis and Simulation Meeting and International Interchange (SASIMI'92, Japan)*, pp. 64–73, April 1992.
- [Min92b] S. Minato. Minimum-width method of variable ordering for binary decision diagrams. *IEICE Trans. Fundamentals*, Vol. E75-A, No. 3, pp. 392–399, March 1992.
- [Min93a] S. Minato. BEM-II: An arithmetic Boolean expression manipulator using BDDs. *IEICE Trans. Fundamentals*, Vol. E76-A, No. 10, pp. 1721–1729, October 1993.
- [Min93b] S. Minato. Fast generation of prime-irredundant covers from binary decision diagrams. *IEICE Trans. Fundamentals*, Vol. E76-A, No. 6, pp. 967–973, June 1993.
- [Min93c] S. Minato. Fast weak-division method for implicit cube representation. In *Proc. of Synthesis and Simulation Meeting and International Interchange (SASIMI'93, Japan)*, pp. 423–432, October 1993.
- [Min93d] S. Minato. Zero-suppressed BDDs for set manipulation in combinatorial problems. In *Proc. of 30th ACM/IEEE Design Automation Conference (DAC'93)*, pp. 272–277, June 1993.

- [Min94] S. Minato. Calculation of unate cube set algebra using zero-suppressed BDDs. In *Proc. of 31st ACM/IEEE Design Automation Conference (DAC'94)*, pp. 420–424, June 1994.
- [Min95] S. Minato. Implicit manipulation of polynomials using zero-suppressed BDDs. In *Proc. of IEEE The European Design and Test Conference (ED&TC'95)*, pp. 449–454, March 1995.
- [MIY89] S. Minato, N. Ishiura, and S. Yajima. Symbolic simulation using shared binary decision diagram. In *Record of the 1989 IEICE Fall Conference, (in Japanese)*, pp. 1.206–1.207, SA-7–5, September 1989.
- [MIY90] S. Minato, N. Ishiura, and S. Yajima. Shared binary decision diagram with attributed edges for efficient Boolean function manipulation. In *Proc. of 27th ACM/IEEE Design Automation Conference (DAC'90)*, pp. 52–57, June 1990.
- [Miy92] T. Miyazaki. Boolean-based formulation for data path synthesis. In *Proc. of IEEE Asia-Pacific Conference on Circuits and Systems (APC-CAS'92)*, pp. 201–205, December 1992.
- [MKLC87] S. Muroga, Y. Kambayashi, H. C. Lai, and J. N. Culliney. The transduction method—design of logic networks based on permissible functions. *IEEE Trans. on Computers*, Vol. C-38, No. 10, pp. 1404–1424, June 1987.
- [Mor70] E. Morreale. Recursive operators for prime implicant and irredundant normal form determination. *IEEE Trans. on Computers*, Vol. C-19, No. 6, pp. 504–509, June 1970.
- [MSB93] P. McGeer, J. Sanghavi, and R. K. Brayton. Espresso-signature: A new exact minimizer for logic functions. In *Proc. of 30th ACM/IEEE Design Automation Conference (DAC'93)*, pp. 618–624, June 1993.
- [MWBSV88] S. Malik, A. R. Wang, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Logic verification using binary decision diagrams in a logic synthesis environment. In *Proc. of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-88)*, pp. 6–9, November 1988.
- [Oku94] H. G. Okuno. Reducing combinatorial explosions in solving search-type combinatorial problems with binary decision diagram. *Trans. of Information Processing Society of Japan (IPSJ), (in Japanese)*, Vol. 35, No. 5, pp. 739–753, May 1994.

- [Rud93] R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In *Proc. of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-93)*, pp. 42–47, November 1993.
- [Tak93] A. Takahara. A timing analysis method for logic circuits. In *Record of the 1993 IEICE Spring Conference (in Japanese)*, pp. 1.120, A–20, March 1993.
- [THY93] S. Tani, K. Hamaguchi, and S. Yajima. The complexity of the optimal variable ordering of a shared binary decision diagram. Technical Report 93-6, Department of Information Science, Faculty of Science, University of Tokyo, December 1993.
- [TIY91] N. Takahashi, N. Ishiura, and S. Yajima. Fault simulation for multiple faults using BDD representation of fault sets. In *Proc. of IEEE/ACM International Conference on Computer-Aided Design (ICCAD-91)*, pp. 550–553, November 1991.

INDEX

- Achilles' heel function, 56, 84
- ADD, 43
- Algebraic decision diagram, 43
- Algebraic division, 87
- Algebraic logic minimization, 81
- Arithmetic Boolean expression, 110
- Arithmetic operation, 5
- Arithmetic sum-of-products format, 116
- Attributed edge, 3–4, 14, 16, 71
- B-to-I function, 43, 111
- Backtrack search, 15
- BDD manipulator, 10
- BDD package, 3, 21
- BDD pair, 4, 41
- BDD vector, 43, 111
- BDD, 2, 7
 - Binary logic operation, 12
 - Cofactoring, 14
 - Negation, 14
 - Reduction rule, 8, 62
 - Restriction, 14
 - Variable ordering, 25
 - Width, 31
- BEM, 109
- BEM-II, 5, 109
 - Input variable, 118
 - Register variable, 118
- Benchmark
 - DAC'86, 34
 - ISCAS'85, 22, 35
 - MCNC'90, 56, 84, 92
- Binary decision diagrams, 2
- Binary logic operation, 12
- Binary moment diagram, 46, 106
- Binary tree, 7
- Binare covering problem, 3
- Binare cube set, 72, 82
- Bit-selection variable, 44
- Bitwise expression, 114
- BMD, 46, 106
- Boolean expression manipulator, 109
- Boolean-to-integer function, 43, 110
- Cache, 13, 19
- Case enumeration, 116
- Chaos function, 40
- Characteristic function, 3, 64
- Cofactoring, 14
- Combinatorial problem, 5, 52, 119
- Common cube, 91
- Common divisor, 91
- Constraint function, 119
- Crypt-arithmetic problem, 128
- Cube set, 2, 49, 82
 - BDD-based representation, 81
 - Binare, 72, 82
 - Implicit representation, 5, 82
 - Basic operation, 83
 - ISOP algorithm, 84
 - Weak-division, 88
 - Prime-irredundant, 4, 51
 - Unate, 72, 82
- Cube stack, 55
- Cube-based logic synthesis, 81
- D-variable, 41
- Data path synthesis, 126
- De Morgan's theorem, 17
- Descendant node, 7
- Divide-and-conquer, 51
- Divisor extraction, 90

- Don't care, 3, 39
- DWA, 28
- Dynamic programming, 25
- Dynamic variable reordering, 37
- Dynamic weight assignment method,
4, 22, 28
- Edge-valued BDD, 46
- Equivalence checking, 9
- Equivalent node, 10
- Equivalent subgraph, 8
- ESPRESSO, 49, 56
- EVBDD, 46
- Exchange of variable, 33
- Factorization, 5
- Fault simulation, 3, 78
- Fault testable design, 52
- Formal verification, 3
 - Arithmetic-level, 105
- Full-adder, 81
- Garbage collection, 16
- Generalized cofactor, 74
- Hash table, 11
 - Re-allocation, 16
- Hash-based cache, 13, 74, 84
- High-level synthesis, 105
- Implicit prime set, 82
- Incompletely specified Boolean
function, 39
- Incremental optimization method, 92
- Index of input variable, 7
- Input inverter, 18
 - Constraint, 18
- Integer Karnaugh map, 114
- IPS, 82
- Irredundant, 51
- Isomorphic subgraph, 10
- ISOP algorithm, 52, 84
- Karnaugh map, 53
- Kernel extraction, 90
- Level-0 kernel, 90
- Logic synthesis, 3, 52, 81
- Magic square, 128
- Meta product, 3, 82
- MINI, 49
- Minimum-cost 1-path, 15
- Minimum-cost cube, 77
- Minimum-tree problem, 128
- Minimum-width method, 4, 33
- MIS, 81
- MIS-II, 56, 90
- Morreale's recursive operator, 52
- MTBDD, 43, 111
- Multi-level logic, 86
 - Optimization, 81
- Multi-rooted BDD, 2, 9
- Multi-terminal BDD, 43, 111
- Multi-valued logic, 3-4, 39
- Multiple fault, 78
- N-queens problem, 78, 122
- Negation, 14
- Negative edge, 3, 14, 17, 34
 - Constraint, 18
- Node elimination, 62
- Node sharing, 62
- Node table, 10
- Non-terminal node, 7
- Number of solutions, 15
- OBDD, 7
- Ordered BDD, 7
- Parity function, 5, 81
- Parse tree, 2
- PLA, 2, 49, 82
- Polynomial formula, 5, 95
 - Addition, 100
 - Division, 101
 - Multiplication, 101
 - Substitution, 102
 - Subtraction, 100
- Polynomial-sized BDD, 25
- Prime implicant, 3-4, 51
- Prime, 51
- Prime-irredundant, 4, 49
- Random access machine model, 132
- Recursive operator, 49

- Reduced ordered BDD, 8
- Redundant node, 8
- Reference counter, 16
- Restriction, 14
- ROBDD, 8
- Root-node, 7
- Satisfiable assignment, 15
- SBDD, 2, 9
- Scheduling problem, 126
- Sequential machine, 3
- Set of combinations, 3, 5, 63, 96
- Shannon's expansion, 8
- Shared BDD, 2, 9
- Signal probability, 105
- Simulated annealing, 31
- State set, 3
- Subset-sum problem, 120
- Sum-of-products, 2, 49, 82
- Symmetric function, 25
- Ternary-valued BDD, 4, 40
- Ternary-valued function, 4, 39
 - Logic operation, 39
- Testing, 3
- Timing analysis, 124
- Transduction method, 87
- Traveling salesman problem, 123
- Truth table density, 15, 59
- Truth table, 1
- TSP, 123
- Two-level logic, 2, 49, 82, 86
- Typed edge, 3, 17
- UCC, 76
- Unate cube set calculator, 76
- Unate cube set, 5, 72, 82
 - Algebra, 5
 - Basic operation, 72
 - Empty set, 72
 - Operation, 5, 72
 - Single literal set, 72
 - Unit set, 72
- Uniq-table, 69
- Variable exchange, 33
- Variable ordering, 3–4, 25
 - Best order, 25
 - Local computability, 26
 - Power to control, 27
- Variable shifter, 18
 - Constraint, 19
- Weak-division method, 73, 86
- Width of BDD, 31
- ZBDD, 5, 65
 - Basic operation, 68
 - Reduction rule, 65
- Zero-suppressed BDD, 5, 65
 - 0-edge, 7
 - 0-element edge, 71
 - 0-terminal node, 7
 - 1-edge, 7
 - 1-path enumeration, 50
 - 1-path, 15, 66
 - Minimum-cost 1-path, 15
 - 1-terminal node, 7
 - 2's complement, 97, 112
 - 8-bit data selector, 27
 - 8-queens problem, 77