Bibliography

1. W. Wolf, "The future of multiprocessor systems-on-chips", Proc. DAC, pp. 681–685, June 2004.
2. More information on AMBA AXI from ARM corporation is available at http://www.arm.com/products/solutions/AMBAHomePage.html.
3. More information on STBus from STMicrolectronics is available at http://www.st.com/stonline/prodpres/dedicate/soc/cores/stbus.htm.
4. http://www.sonicsinc.com/.
5. W. Cesario, A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A. A. Jerraya, M. Diaz-Nava, "Component-based design approach for multi-core SoCs", Proc. DAC, pp. 789–794, June 2002.
6. A. Hansson et al., "A unified approach to constrained mapping and routing on network-on-chip architectures", pp. 75–80, Proc. ISSS, 2005.
7. P. Guerrier, A. Greiner, "A generic architecture for on-chip packet switched interconnections", DATE 2000, pp. 250–256, March 2000.
8. E. B. Van der Tol, E. G. T. Jaspers, "Mapping of MPEG-4 decoding on a flexible architecture platform", SPIE 2002, pp. 1–13, January 2002.
9. W. J. Dally, S. Lacy, "VLSI architecture: past, present and future", Conf. Adv. Research in VLSI, pp. 232–241, 1999.
10. F. Karim et al., "On-chip communication architecture for OC-768 network processors", Design Automation Conference, pp. 678–678, June 2001.
11. S. Murali et al., "Mapping and physical planning of networks on chip architectures with quality-of-service guarantees", Proc. ASPDAC, 2005.
12. J. Kim et al., "A low latency router supporting adaptivity for on-chip interconnects", Proc. DAC, June 2005.
13. J. Hu, R. Marculescu, "DyAD—smart routing for networks-on-chip", Proc. DAC, June 2004.
14. Y. Aydogan et al., "Adaptive source routing in multistage interconnection networks", Proceedings of the 10th International Parallel Processing Symposium, 1996.
15. S. Manolache et al., "Fault and energy-aware communication mapping with guaranteed for applications implemented on NoC", Proc. DAC, 2005.
16. W. J. Dally et al., "The Avici terabit switch/router", Proc. Hot Interconnects, August 1998.
17. B. G. Stunkel et al., "The SP2 communication subsystem", IBM Technical Report, August 22, 1994.
18. G. De Micheli, "Synthesis and Optimization of Digital Circuits", McGraw-Hill, New York, 1994.
19. S. Murali, D. Atienza, L. Benini, G. De Micheli, "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip", DAC, 2006.
20. L. Benini, G. De Micheli, "Networks on chips: a new SoC paradigm", IEEE Computers, pp. 70–78, January 2002.
21. D. Wingard, "MicroNetwork-based integration for SoCs", Proc. DAC, pp. 673–677, January 2001.
22. W. Dally, B. Towles, "Route packets, not wires: on-chip interconnection networks", Proc. DAC, pp. 684–689, June 2001.
23. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, A. Sangiovanni-Vincentelli, "Addressing the system-on-a-chip interconnect woes through communication-based design", Proc. DAC, pp. 667–672, June 2001.
24. H. Zhang et al., "A 1 V heterogeneous reconfigurable DSP IC for wireless baseband digital signal processing", IEEE Journal of Solid State Circuits, Vol. 35, No. 11, pp. 1697–1704, 2000.

S. Murali, *Designing Reliable and Efficient Networks on Chips,*
Lecture Notes in Electrical Engineering 34,

25. X. Zhu, S. Malik, “A hierarchical modeling framework for on-chip communication architectures”, ICCD 2002, pp. 663–671, November 2002.
26. I. Saastamoinen, D. Siguenza-Tortosa, J. Nurmi, “Interconnect IP node for future system-on-chip designs”, Proc. of The First IEEE International Workshop on Electronic Design, Test and Applications, pp. 116–120, January 2002.
27. S. J. Lee et al., “An 800 MHz star-connected on-chip network for application to systems on a chip”, Digest of Technical Papers, ISSCC 2003, pp. 468–469, February 2003.
28. A. Jantsch, H. Tenhunen, “Networks on Chip”, Kluwer Academic, Dordrecht, 2003.
29. E. D. Taillard, “Robust tabu search for the quadratic assignment problem”, Parallel Computing, Vol. 17, pp. 443–455, 1991.
30. E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, E. Waterlander, “Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip”, Proc. DATE, pp. 350–355, March 2003.
31. P. Guerrier, A. Greiner, “A generic architecture for on-chip packet switched interconnections”, Proc. DATE, pp. 250–256, March 2000.
32. S. Kumar, A. Jantsch, M. Millberg, J. Oberg, J.-P. Soininen, M. Forsell, K. Tiensyrja, A. Hemani, “A network on chip architecture and design methodology”, ISVLSI 2002, pp. 105–112, 2002.
33. D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini, G. De Micheli, “NoC synthesis flow for customized domain specific multiprocessor systems-on-chip”, IEEE Transactions on Parallel and Distributed Systems, Vol. 16, No. 2, pp. 113–129, 2005.
34. S. Stergiou et al., “×pipesLite: a synthesis oriented design library for networks on chips”, Proc. DATE, pp. 1188–1193, 2005.
35. T. Yen, W. Wolf, “Communication synthesis for distributed embedded systems”, Proc. ICCAD, pp. 288–294, November 1995.
36. J. Daveau, T. Ismail, A. Jerraya, “Synthesis of system-level communication by an allocation based approach”, Proc. ISSS, pp. 150–155, September 1995.
37. M. Gasteier, M. Glesner, “Bus-based communication synthesis on system level”, ACM Transactions on Design Automation of Electronic Systems, ACM TODAES, Vol. 4, No. 1, pp. 1–11, 1999.
38. K. Ryu, V. Mooney, “Automated bus generation for multiprocessor SoC design”, Proc. DATE, pp. 282–287, March 2003.
39. K. Lahiri, A. Raghunathan, S. Dey, “Design space exploration for optimizing on-chip communication architectures”, IEEE TCAD, Vol. 23, No. 6, pp. 952–961, 2004.
40. K. Lahiri, A. Raghunathan, G. Lakshminarayana, S. Dey, “Design of high-performance system-on-chips using communication architecture tuners”, IEEE TCAD, Vol. 23, No. 5, pp. 620–636, 2004.
41. R. Ravi et al., “Approximation algorithms for degree-constrained minimum-cost network design problems”, Algorithmica, Vol. 31, No. 1, pp. 58–78, 2001.
42. E. Bolotin, I. Cidon, R. Ginosar, A. Kolodny, “QNoC: QoS architecture and design process for network on chip”, The Journal of Systems Architecture, Vol. 50, No. 2–3, pp. 105–128, 2004.
43. J. Hu, R. Marculescu, “Energy-aware mapping for tile-based NOC architectures under performance constraints”, Proc. ASPDAC, pp. 233–239, January 2003.
44. J. Hu, R. Marculescu, “Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures”, Proc. DATE, pp. 10688–106993, March 2003.
45. S. Murali, G. De Micheli, “Bandwidth constrained mapping of cores onto NoC architectures”, Proc. DATE, pp. 20896–20902, February 2004.
46. S. Murali, G. De Micheli, “SUNMAP: a tool for automatic topology selection and generation for NoCs”, Proc. DAC, pp. 914–919, June 2004.
47. A. Pinto, L. Carloni, A. Sangiovanni-Vincentelli, “Constraint-driven communication synthesis”, Proc. DAC, pp. 783–788, June 2002.
48. A. Pinto, L. Carloni, A. Sangiovanni-Vincentelli, “Efficient synthesis of networks on chip”, Proc. ICCD, pp. 146–150, October 2003.

49. T. Ahonen, D. Signza-Tortosa, H. Bin, J. Nurmi, "Topology optimization for application specific networks on chip", Proc. SLIP, pp. 53–60, February 2004.
50. K. Srinivasan, K. Chatha, G. Konjevod, "An automated technique for topology and route generation of application specific on-chip interconnection networks", Proc. ICCAD, pp. 231–237, November 2005.
51. W. H. Ho, T. M. Pinkston, "A methodology for designing efficient on-chip interconnects on well-behaved communication patterns", Proc. HPCA, pp. 377–388, February 2003.
52. S. Murali, G. De Micheli, "An application-specific design methodology for STBus crossbar generation", Proc. DATE, pp. 1176–1181, March 2005.
53. S. Pasricha, N. Dutt, E. Bozorgzadeh, M. Ben-Romdhane, "Floorplan-aware automated synthesis of bus-based communication architectures", Proc. DAC, pp. 65–70, June 2005.
54. S. Murali, M. Coenen, A. Radulescu, K. Goossens, G. De Micheli, "Mapping and configuration methods for multi-use-case networks on chips", Proc. ASPDAC, pp. 146–151, January 2006.
55. S. Murali, M. Coenen, A. Radulescu, K. Goossens, G. De Micheli, "A methodology for mapping multiple use-cases onto networks on chips", Proc. DATE, March 2006.
56. S. Pasricha, N. Dutt, M. Ben-Romdhane, "Constraint-driven bus matrix synthesis for MPSoC", Proc. ASPDAC, pp. 30–35, January 2006.
57. M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, R. Zafalon, "Analyzing on-chip communication in a MPSoC environment", Proc. DATE, pp. 20752–20757, February 2004.
58. R. Ho, K. Mai, M. Horowitz, "The future of wires", Proc. of the IEEE, pp. 490–504, April 2001.
59. ILOG CPLEX, http://www.ilog.com/products/cplex/.
60. V. Vaizirani, "Approximation Algorithms", Springer, Berlin, 2004.
61. M. Dallosso et al., "`xpipes`: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs", ICCD, pp. 536–539, 2003.
62. A. Jalabert et al., "`xpipesCompiler`: a tool for instantiating application specific networks on chips", Proc. DATE, 2004.
63. J. G. Kim, Y. D. Kim, "A linear programming-based algorithm for floorplanning in VLSI design", IEEE Transactions on CAD, Vol. 22, No. 5, pp. 584–592, 2003.
64. M. Garey, D. Johnson, "Computers and Intractability, a Guide to the Theory of Np-Completeness", Freeman, New York, 1979.
65. D. Culler, J. P. Singh, A. Gupta, "Parallel Computer Architecture, a Hardware/Software Approach", Morgan Kaufmann, San Mateo, 1999.
66. K. Compton, S. Hauck, "Reconfigurable computing: a survey of system and software", ACM Computing Surveys, Vol. 34, No. 2, pp. 171–210, 2002.
67. D. Whelihan, H. Schmit, "Memory optimization in single chip network fabrics", Proc. DAC 2002, pp. 530–535, June 2002.
68. H. S. Wang et al., "Orion: a power-performance simulator for interconnection networks", MICRO, November 2002.
69. D. Wiklund, D. Liu, "SoCBUS: switched network on chip for hard real time embedded systems", Proc. International Parallel and Distributed Processing Symposium 2003, pp. 78–85, 2003.
70. L. P. Carloni, K. L. McMillan, A. L. Sangiovanni Vincentelli, "Theory of latency-insensitive design", IEEE Transactions on CAD of ICs and Systems, Vol. 20, No. 9, pp. 1059–1076, 2001.
71. Tensilica Offload Engine, http://www.tensilica.com/html/pr_2003_05_12.html.
72. S. Mitra, N. Seifert, M. Zhang, Q. Shi, K. S. Kim, "Robust system design with built-in soft error resilience", IEEE Computer, Vol. 38, No. 2, pp. 43–52, 2005.
73. G. De Micheli, L. Benini, "Networks on Chips: Technology and Tools", First Edition, Morgan Kaufmann, San Mateo, 2006.
74. J. Liang, S. Swaminathan, R. Tessier, "aSOC: a scalable, single-chip communications architecture", The IEEE International Conference on Parallel Architectures and Compilation Techniques, pp. 524–529, October 2000.

75. C. A. Zeferino, A. A. Susin, "SoCIN: a parametric and scalable network-on-chip", Proceedings 16th Symposium on Integrated Circuits Systems 03, pp. 169–174, September 2003.
76. T. Bjerregaard, J. Spars, "A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chips", Proc. DATE 2005, pp. 1226–1231, March 2005.
77. J. Hu et al., "System-level point-to-point communication synthesis using floorplanning information", Proc. ASPDAC '02.
78. J. Xu, W. Wolf, J. Henkel, S. Chakradhar, "A design methodology for application-specific networks-on-chip", ACM Transactions on Embedded Computing Systems (TECS), Vol. 5, No. 2, pp. 263–280, 2006.
79. T. T. Ye et al., "Analysis of power consumption on switch fabrics in network routers", Proc. DAC '03.
80. N. Banerjee et al., "A power and performance model for network-on-chip architectures", Proc. DATE '04.
81. G. Palemoro, C. Silvano, "PIRATE: a framework for power/performance exploration of network-on-chip architectures", PATMOS, 2004.
82. S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. De Micheli, L. Raffo, "Designing application-specific networks-on-chips with floorplan information", ICCAD, November 2006.
83. S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. De Micheli, L. Raffo, "Designing message-dependent deadlock free networks on chips for application-specific systems on chips", VLSI-SoC, October 2006.
84. Y. H. Song, T. M. Pinkston, "A progressive approach to handling message-dependent deadlock in parallel computer systems", IEEE TPDS, Vol. 14, No. 3, pp. 259–275, 2003.
85. G. Chiu, "The odd-even turn model for adaptive routing", IEEE TPDS, Vol. 11, No. 7, pp. 729–738, 2000.
86. J. Duato, "A new theory of deadlock-free adaptive routing in wormhole networks", IEEE TPDS, Vol. 8, No. 8, pp. 790–802, 1997.
87. D. Starobinksi et al., "Application of network calculus to general topologies using turn-prohibition", IEEE/ACM Transactions on Networking, Vol. 11, No. 3, pp. 411–421, 2003.
88. F. Angiolini et al., "Contrasting a NoC and a traditional interconnect fabric with layout awareness", Proc. DATE, pp. 124–129, 2006.
89. P. Meloni, S. Carta, R. Argiolas, L. Raffo, F. Angiolini, "Area and power modeling methodologies for networks-on-chip", Proc. of Nanonets, September 2006.
90. A. Pullini, F. Angiolini, D. Bertozzi, L. Benini, "Fault tolerance overhead in network-on-chip flow control schemes", Proc. SBCCI, pp. 224–229, 2005.
91. www.ocpip.org.
92. S. N. Adya, I. L. Markov, "Fixed-outline floorplanning: enabling hierarchical design", IEEE Transactions on VLSI Systems, Vol. 11, No. 6, pp. 1120–1135, 2003. URL: http://vlsicad.eecs.umich.edu/BK/parquet/.
93. B. Hendrickson, R. Leland, "The Chaco user's guide: Version 2.0", Sandia Tech Report SAND94–2692, 1994. URL: http://www.cs.sandia.gov/~bahendr/chaco.html.
94. W. J. Dally, B. Towles, "Principles and Practices of Interconnection Networks", Morgan Kaufmann, San Mateo, 2003.
95. T. H. Cormen et al., "Introduction to Algorithms", MIT Press, Cambridge, 1990.
96. K. Goossens et al., "A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification", DATE, pp. 1182–1187, 2005.
97. J. Rabaey et al., "Digital Integrated Circuits", Prentice Hall, New York, 2002.
98. www.synopsys.com.
99. www.cadence.com.
100. M. Taylor et al., "The raw microprocessor: a computational fabric for software circuits and general purpose programs", IEEE Micro, April 2002.
101. K. Mai et al., "Smart memories: a modular reconfigurable architecture", Proc. ISCA, June 2000.
102. K. Sankaralingam et al., "Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture", IEEE Micro, November/December 2003.

103. R. Kalla et al., “IBM Power5 chip: a dual-core multithreaded processor”, IEEE Micro, March/April 2004.
104. T. Bjerregaard, J. Sparso, “Virtual channel designs for guaranteeing bandwidth in asynchronous network-on-chip”, Proc. NORCHIP, pp. 269–272, November 2004.
105. M. Millberg et al., “Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip”, Proc. DATE, 2004.
106. H. Wang et al., “A technology-aware and energy-oriented topology exploration for on-chip networks”, Proc. DATE, 2005.
107. W. J. Dally, “Performance analysis of k-ary n-cube interconnection networks”, IEEE TPDS, pp. 775–785, June 1990.
108. B. Towles, W. J. Dally, “Worst-case traffic for oblivious routing functions”, Proc. SPAA, pp. 1–8, August 2002.
109. B. Towles et al., “Throughput-centric routing algorithm design”, Proc. SPAA, pp. 200–209, June 2003.
110. M. B. Taylor, “The RAW processor specification”, available at http://cagwww.lcs.mit.edu/raw/documents/index.html.
111. R. Ho, K. Mai, M. Horowitz, “Efficient on-chip global interconnects”, IEEE Symposium on VLSI Circuits, June 2003.
112. V. Karamcheti, A. A. Chien, “Do Faster Routers Imply Faster Communication?”, Lecture Notes in Computer Science, Vol. 853, pp. 1–15, Springer, Berlin, 1994.
113. D. Ernst, N. S. Kim, S. Pant, S. Das, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, T. Mudge, “Razor: a low-power pipeline based on circuit-level timing speculation”, Proc. of the International Symposium on Microarchitecture, pp. 7–18, December 2003.
114. T. Austin, D. Blaauw, T. Mudge, K. Flautner, “Making typical silicon matter with razor”, IEEE Computer, Vol. 37, No. 3, pp. 57–65, 2004.
115. A. Uht, “Going beyond worst-case specs with TEAtime”, IEEE Computer, Vol. 37, No. 3, pp. 51–56, 2004.
116. P. Franco, E. J. McCluskey, “On line delay testing of digital circuits”, Proc. VLSI Test Symposium, pp. 167–173, 1994.
117. M. Favalli, C. Metra, “Low-level error recovery mechanism for self-checking sequential circuit”, Proc. DFT, pp. 234–242, October 1997.
118. M. Singh, S. M. Nowick, “MOUSETRAP: ultra-high-speed transition signaling asynchronous pipelines”, Proc. ICCD, pp. 9–17, September 2001.
119. E. Dupont, M. Nicolaidis, P. Rohr, “Embedded robustness IPs for transient error free ICs”, IEEE Design and Test of Computers, Vol. 19, No. 3, pp. 56–70, 2002.
120. W. J. Dally, J. W. Poulton, “Digital Systems Engineering”, Cambridge University Press, Cambridge, 1998.
121. Y. Eo, S. Shin, W. Eisenstadt, J. Shim, “A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic current switching”, IEEE Transactions on CAD, Vol. 23, No. 9, pp. 1321–1337, 2004.
122. D. Wang, W. McNall, “A statistical model based ASIC skew selection method”, IEEE Workshop on Microelectronics and Electron Devices, pp. 64–66, 2004.
123. L. Chen, M. Marek-Sadowska, F. Brewer, “Coping with buffer delay change due to power and ground noise”, Proc. DAC, pp. 860–865, June 2002.
124. P. J. Restle, K. A. Jenkins, A. Deutsch, P. W. Cook, “Measurement and modeling of on-chip transmission line effects in a 400 MHz microprocessor”, IEEE Journal of Solid-State Circuits, Vol. 33, No. 4, pp. 662–665, 1998.
125. “Berkeley predictive technology model”, available at http://www-device.eecs.berkeley.edu/~ptm/.
126. R. Hegde, N. R. Shanbhag, “Toward achieving energy efficiency in presence of deep submicron noise”, IEEE Transactions on VLSI Systems, Vol. 8, No. 4, pp. 379–391, 2000.
127. D. Bertozzi, L. Benini, G. De Micheli, “Low power error-resilient encoding for on-chip data buses”, Proc. DATE, pp. 102–109, March 2002.

128. P. Vellanki, N. Banerjee, K. Chatha, “Quality-of-service and error control techniques for network on chip architectures”, Proc. GLSVLSI, pp. 45–50, April 2004.
129. H. Zimmer, A. Jantsch, “A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip”, Proc. ISSS/CODES, pp. 188–193, September 2003.
130. S. Murali, T. Theocharides, N. VijayKrishnan, M. J. Irwin, L. Benini, G. De Micheli, “Analysis of error recovery schemes for networks-on-chips”, IEEE Design and Test of Computers, Vol. 22, No. 5, pp. 434–442, 2005.
131. M. R. Stan, W. P. Burleson, “Bus-invert coding for lowpower I/O”, IEEE Transactions on VLSI, Vol. 3, No. 1, pp. 49–58, 1995.
132. L. Li, N. VijayKrishnan, M. Kandemir, M. J. Irwin, “A cross-talk aware interconnect with variable cycle transmission”, Proc. DATE, pp. 1012–1017, February 2004.
133. K. Patel, I. Markov, “Error-correction and cross-talk avoidance in DSM busses”, IEEE Transactions on VLSI, Vol. 12, No. 10, pp. 1076–1080, 2004.
134. S. Srinivas, N. R. Shanbhag, “Coding for system-on-chip networks: a unified framework”, Proc. DAC, pp. 103–106, June 2004.
135. K. Hirose, H. Yasuura, “A bus delay reduction technique considering cross-talk”, Proc. DATE, pp. 441–445, March 2000.
136. P. Sotiriadis, “Interconnect modeling and optimization in deep sub-micron technologies”, Ph.D. Dissertation, Massachusetts Institute of Technology, 2002.
137. R. Tamhankar, S. Murali, G. De Micheli, “Performance driven reliable link design for networks on chips”, Proc. ASPDAC, pp. 749–754, January 2005.
138. R. Marculescu, “Networks-on-chip: the quest for on-chip fault-tolerant communication”, Proc. IEEE ISVLSI, pp. 8–12, February 2003.
139. F. Worm, P. Ienne, P. Thiran, G. De Micheli, “A robust self-calibrating transmission scheme for on-chip networks”, IEEE Transactions on VLSI, Vol. 13, No. 1, pp. 126–139, 2005.
140. M. Pirretti, G. Link, R. Brooks, N. VijayKrishnan, M. Kandemir, M. J. Irwin, “Fault tolerant algorithms for network-on-chip interconnect”, Proc. ISVLSI, pp. 46–51, February 2004.
141. T. M. Austin et al., “Opportunities and challenges for better than worstcase design”, Proc. ASP-DAC, 2005.
142. H. Wang et al., “Systematic analysis of energy and delay impact of very deep submicron process variability effects in embedded sram modules”, DATE, 2005.
143. S. Xiao et al., “A generalization of the single b-bit byte error correcting and double bit error detecting codes for high-speed memory systems”, IEEE Transactions on Computer, 1996.
144. I. Sodagar et al., “Scalable wavelet coding for synthetic and natural hybrid images”, IEEE Transactions on Circuits and Systems for Video Technology, 1999.
145. M. Pollefeys et al., “Metric 3D surface reconstruction from uncalibrated image sequences”, Proc. SMILE, 1998.
146. V. Narayanan, Y. Xie, “Computing in the presence of soft errors”, Tutorial, ASPLOS XI, October 2004.
147. N. R. Shanbhag, “A mathematical basis for basis for power-reduction in digital VLSI systems”, IEEE Transactions on Circuits and Systems, Part II, Vol. 44, No. 11, pp. 935–951, 1997.
148. H. S. Wang et al., “Power-driven design of router micro-architectures in on-chip networks”, Proc. of the 36th MICRO, November 2003.

The list of papers in which the author has been involved and that are related to the chapters in this book:

Journal Publications

J1. Davide Bertozzi, Antoine Jalabert, Srinivasan Murali, Rutuparna Tamhankar, Stergios Stergiou, Luca Benini, Giovanni De Micheli, “NoC synthesis flow for customized domain spe-

cific multiprocessor systems-on-chip", IEEE Transactions on Parallel and Distributed Systems, Vol. 16, No. 2, pp. 113–129, Feb. 2005.
J2. Srinivasan Murali, Theocharis Theocharides, Luca Benini, Giovanni De Micheli, N. Vijaykrishan, Mary Jane Irwin, "Analysis of error recovery schemes for networks on chips", IEEE D&T, Vol. 22, No. 5, pp. 434–442, Sep./Oct. 2005.
J3. Rutuparna Tamhankar, Srinivasan Murali, Stergios Stergiou, Antonio Pullini, Federico Angiolini, Luca Benini, and Giovanni De Micheli, "Timing error tolerant network-on-chip design methodology," IEEE Transactions on Computer Aided Design, Vol. 26, No. 7, pp. 1297–1310, July 2007.
J4. Srinivasan Murali, Paolo Meloni, David Atienza, Salvatore Carta, Luca Benini, Giovanni De Micheli, Luigi Raffo, "Synthesis of predictable networks-on-chip based interconnect architectures for chip multi-processors," IEEE Transactions on VLSI, Vol. 15, No. 8, pp. 869–880, August 2007.
J5. Srinivasan Murali, Luca Benini, Giovanni De Micheli, "An application-specific design methodology for on-chip crossbar generation," IEEE Transactions on Computer Aided Design, Vol. 26, No. 7, pp. 1283–1296, July 2007.
J6. Srinivasan Murali, David Atienza, Luca Benini, and Giovanni De Micheli, "A method for routing packets across multiple paths in nocs with in-order delivery and fault-tolerance guarantees," VLSI-Design Journal, Hindawi Publications, 2007.

Conference Publications

C1. Antoine Jalabert, Srinivasan Murali, Luca Benini, Giovanni De Micheli, "xpipesCompiler: a tool for instantiating application specific networks on chip", Proc. DATE 2004.
C2. Srinivasan Murali, Giovanni De Micheli, "Bandwidth constrained mapping of cores onto networks on chips", Proc. DATE 2004.
C3. Srinivasan Murali, Giovanni De Micheli, "SUNMAP: a tool for automatic topology selection and generation for NoCs", Proc. DAC 2004.
C4. Srinivasan Murali, Luca Benini, Giovanni De Micheli, "Mapping and physical planning of networks on chip architectures with quality-of-service guarantees", Proc. ASPDAC 2005.
C5. Rutuparna Tamhankar, Srinivasan Murali, Giovanni De Micheli, "Performance driven reliable link design for networks on chips", Proc. ASPDAC 2005.
C6. Srinivasan Murali, Giovanni De Micheli, "An application specific design methodology for stbus crossbar generation", Proc. DATE 2005.
C7. Srinivasan Murali, Martijn Coenen, Andrei Radulescu, Kees Goossens, Giovanni De Micheli, "Mapping and configuration methods for multi-use-case networks on chips", ASP-DAC 2006.
C8. Srinivasan Murali, Martijn Coenen, Andrei Radulescu, Kees Goossens, Giovanni De Micheli, "A methodology for mapping multiple use-cases onto networks on chips", DATE 2006.
C9. Srinivasan Murali, David Atienza, Luca Benini, Giovanni De Micheli, "A multi-path routing strategy with guaranteed in-order packet delivery and fault tolerance for networks on chips", DAC 2006.
C10. Srinivasan Murali, Paolo Meloni, Federico Angiolini, David Atienza, Salvatore Carta, Luca Benini, Giovanni De Micheli, Luigi Raffo, "Designing message-dependent deadlock free networks on chips for application-specific systems on chips", VLSI-SoC 2006.
C11. Srinivasan Murali, Paolo Meloni, Federico Angiolini, David Atienza, Salvatore Carta, Luca Benini, Giovanni De Micheli, Luigi Raffo, "Design of application-specific networks on chips with floorplan information", Proc. ICCAD 06.

C12. Federico Angiolini, David Atienza, Srinivasan Murali, Luca Benini, Giovanni De Micheli, “Reliability support for on-chip memories using networks-on-chips”, Proc. ICCD 06.
C13. Srinivasan Murali, Rutuparna Tamhankar, Federico Angiolini, Antonio Pullini, David Atienza, Luca Benini, Giovanni De Micheli, “Comparison of a timing-error tolerant scheme with a traditional re-transmission mechanism for networks on chips,” International Symposium on Systems on Chips, 2006.