

## References

1. R. B. Lee and A. M. Fiskiran, "PLX: An Instruction Set Architecture and Testbed for Multimedia Information Processing," *Journal of VLSI Signal Processing*, vol. 40, no. 1, pp. 85–108, May 2005.
2. R. B. Lee and A. M. Fiskiran, "PLX: a Fully Subword-Parallel Instruction Set Architecture for Fast Scalable Multimedia Processing," *Proceedings of IEEE International Conference on Multimedia and Expo*, pp. 117–120, Aug. 2002.
3. A. Sangiovanni-Vincentelli and G. Martin, "Platform-Based Design and Software Design Methodology for Embedded Systems," *IEEE Design & Test of Computers*, vol. 18, no. 6, pp. 23–33, Nov/Dec 2001.
4. Texas Instruments, <http://focus.ti.com/general/docs/wtbu/wtbuproductcontent.tsp?contentId=4666&navigationId=12314&templateId=6123>.
5. R. Zurawski and M.-C. Zhou, "Petri Nets and Industrial Applications: A Tutorial," *IEEE Transactions on Industrial Electronics*, vol. 41, no. 6, pp. 567–583, Dec. 1994.
6. D. D. Gajski, N. D. Dutt, A. C.-H. Wu, and S. Y.-L. Lin, *High-Level Synthesis: Introduction to Chip and System Design*, Kluwer Academic, 1992.
7. S. Gupta, R. K. Gupta, N. D. Dutt, and A. Nicolau, "Coordinated Parallelizing Compiler Optimizations and High-Level Synthesis," *ACM Transactions on Design Automation of Electronic Systems*, vol. 9, no. 4, pp. 441–470, Oct. 2004.
8. J. Ferrante, K. J. Ottenstein and J. D. Warren, "The Program Dependence Graph and its Use in Optimization," *ACM Transactions on Programming Languages and Systems*, vol. 9, no. 3, pp. 319–349, Jul. 1987.
9. S. Horwitz, T. Reps, and D. Binkley, "Interprocedural Slicing Using Dependency Graphs," *ACM Transactions on Programming Languages and Systems*, vol. 22, no. 1, pp. 26–60, Jan. 1990.
10. A. Tamhankar and K. R. Rao, "An Overview of H.264/MPEG-4 Part 10," *Proceedings of the 4th EURASIP Conference on Video/Image Processing and Multimedia Communications*, EC-VIP-MC 2003, pp. 1–51, Jul. 2003.
11. S. Y. Yap and J. V. McCanny, "A VLSI Architecture for Variable Block Size Video Motion Estimation," *IEEE Transactions on Circuits and Systems*, vol. 51, no. 7, pp. 384–389, Jul. 2004.
12. L. Deng, W. Gao, M. Z. Hu, and Z. Z. Ji, "An Efficient Hardware Implementation for Motion Estimation of AVC Standard," *IEEE Transactions on Consumer Electronics*, vol. 51, no. 4, pp. 1360–1366, Nov. 2005.
13. C. M. Ou, C. F. Lee, and W. J. Hwang, "An Efficient VLSI Architecture for H.264 Variable Block Size Motion Estimation," *IEEE Transactions on Consumer Electronics*, vol. 51, no. 4, pp. 1291–1299, Nov. 2005.
14. T. P. Chen, H. Haussecker, A. Bovyryn, R. Belenov, K. Rodyushkin, A. Kuranov and V. Eruhimov, "Computer Vision Workload Analysis: Case Study of Video Surveillance Systems," *Intel Technology Journal*, vol. 9, no. 2, pp. 109–118, May 2005.

15. F. Russo and A. Lazzari, "Color Edge Detection in Presence of Gaussian Noise Using Non-linear Prefiltering," *IEEE Transactions on Instrumentation and Measurement*, vol. 54, no. 1, pp. 352–358, Feb. 2005.
16. F. M. Alzahrani and T. Chen, "A Real-Time Edge Detector: Algorithm and VLSI Architecture," *Real-Time Imaging*, vol. 3 no. 5, pp. 363–378, Oct. 1997.
17. A. Broggi, M. Bertozzi, A. Fascioli, C. G. Lo Bianco, and A. Piazzzi, "Visual Perception of Obstacles and Vehicles for Platooning," *IEEE Transactions on Intelligent Transportation Systems*, vol. 01, no. 3, pp. 164–176, Sep. 2000.
18. M. B. van Leeuwen and F. C. A. Groen, "Vehicle Detection with a Mobile Camera: Spotting Midrange, Distant, and Passing Cars," *IEEE Robotics and Automation Magazine*, vol. 12, no. 1, pp. 37–43, Mar. 2005.
19. Z. Sun, G. Bebis, and R. Miller, "On-Road Vehicle Detection Using Evolutionary Gabor Filter Optimization," *IEEE Transactions on Intelligent Transportation Systems*, vol. 6, no. 2, pp. 125–137, Jun. 2005.
20. S. Gupte, O. Masoud, R. F. K. Martin, and N. P. Papanikolopoulos, "Detection and Classification of Vehicles," *IEEE Transactions on Intelligent Transportation Systems*, vol. 3, no. 1, pp. 37–47, Mar. 2002.
21. P. L. Montgomery, "Modular multiplication without trial division," *Mathematics of Computation*, vol. 44, no. 170, pp. 519–521, Apr. 1985.
22. <http://en.wikipedia.org/wiki/DES>
23. <http://en.wikipedia.org/wiki/AES>
24. <http://www.systemc.org/groups>
25. N. D. Liveris, H. Zhou, and P. Banerjee, "An Efficient System-Level to RTL Verification Framework for Computation-Intensive Applications," *Proceeding of the 14th Asian Test Symposium*, pp. 28–33, Dec. 2005.
26. J. R. Harrison and L. Théry, "A skeptic's Approach to Combining HOL and Maple," *Journal of Automated Reasoning*, vol. 21, no. 3, pp. 279–294, Dec. 1998.
27. B. Akbarpour and S. Tanar, "An Approach for the Formal Verification of DSP Design Using Theorem Proving," *IEEE Transactions on Computer-Aided Design*, vol. 25, no. 8, pp. 1441–1457, Aug. 2006
28. E. Clarke, D. Kroening, and K. Yorav, "Behavioral Consistency of C and Verilog Programs Using Bounded Model Checking," *Proceedings of Design Automation Conference*, pp. 368–371, Jun. 2003.
29. A. Jerraya, J. Borel, A. Sauer, W. Rosenstiel, F. Ghenassia, and E. Perea, "Design Automation in Europe," *IEEE Design & Test of Computers*, vol. 16, no. 4, pp. 90–95, Oct/Dec 1999.
30. M. Strik, A. Gonier and P. Williams, "Subsystem Exchange in a Concurrent Design Process Environment," *Proceedings of Design, Automation and Test in Europe Conference*, pp. 953–958, Mar. 2008.
31. A. Clouard, K. Jain, F. Ghenassia, L. Maillat-Contoz, and J. P. Strassen, "Using Transactional Level Models in a SoC Design Flow," in *SystemC Methodologies and Applications*, Chapter 2, pp. 29–63, Ed. W. Müller, W. Rosenstiel, and J. Ruf, Kluwer Academic Publishers, 2003.
32. W. Rosenstiel, S. Swan, F. Ghenassia, P. Flake, and J. Srouji, "SystemC and SystemVerilog: Where Do They Fit? Where Are They Going?" *Proceedings of Design, Automation and Test in Europe Conference and Exhibition*, vol. 1, pp. 122–127, Feb. 2004.
33. A. Hoffmann, O. Schliebusch, A. Nohl, G. Braun, O. Wahlen, and H. Meyr, "A Methodology for the Design of Application Specific Instruction-Set Processors Using the Machine Description Language LISA," *Proceedings of the 2001 IEEE/ACM International Conference on Computer-Aided Design*, pp. 625–630, Nov. 2001.
34. A. Hoffmann, H. Meyr, and R. Leupers, *Architecture Exploration for Embedded Processors with LISA*, Kluwer Academic Publishers, 2002.
35. O. Wahlen, *C Compiler Aided Design of Application-Specific Instruction-Set Processors Using the Machine Description Language LISA*, Shaker Verlag, 2004.

36. CoWare Inc., *LISATek Software Development Tools Manual – 2005.1.0*.
37. <http://www.ace.nl/compiler/cosy-express.html>
38. G. H. Barnes, R. M. Brown, M. Kato, D. J. Kuck, D. L. Slotnick and R. A. Stokes, “The ILLIAC IV Computer,” *IEEE Transactions on Computers*, vol. C-17, no. 8, pp. 746–757, Aug. 1968.
39. R. M. Russel. “The CRAY-1 Computer System,” *Communications of ACM*, vol. 21, no. 1, pp. 63–72, Jan. 1978.
40. R. B. Lee, “Accelerating Multimedia with Enhanced Microprocessors,” *IEEE Micro*, vol. 15, no. 2, pp. 22–32, Apr. 1995.
41. A. Peleg and U. Weiser, “MMX Technology Extension to the Intel Architecture,” *IEEE Micro*, vol. 16, no. 4, pp. 42–50, Aug. 1996.
42. Intel Corporation, *IA32 Intel Architecture Software Developer’s Manual*, <http://www.intel.com/products/processor/manuals/>
43. Sam Fuller, *Motorola’s AltiVec technology*, Freescale 1998, <http://www.freescale.com/files/32bit/doc/fact.sheet/ALTIVECW.pdf>
44. *3Dnow! Technology Manual*, Advanced Micro Devices, Inc., 1999, <http://www.amd.com>
45. M. Tremblay, J. M. O’Connor, V. Narayanan, and H. Liang, “VIS Speeds New Media Processing,” *IEEE Micro*, vol. 16, no. 4, pp. 10–20, Aug. 1996.
46. *MIPS Extension for Digital Media with 3D*, MIPS Technologies, Inc., Mar. 1997, <http://www.mips.com>
47. Y. Cao and H. Yasuura, “A System-Level Energy Minimization using Datapath Optimization,” *Proceedings of the International Symposium on Low Power Electronics and Design*, pp. 231–236, Aug. 2001.
48. T. Ishihara and H. Yasuura, “Programmable Power Management Architecture for Power Reduction,” *IEICE Transactions on Electronics*, vol. E81-C no. 9, pp. 1473–1480, Sep. 1998.
49. A. Sinha, A. Wang, and A. P. Chandrakasan, “Algorithmic Transforms for Efficient Energy Scalable Computation,” *Proceedings of the International Symposium on Low Power Electronics and Design*, pp. 31–36, Jul. 2000.
50. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel, “The Microarchitecture of Pentium 4 Processor,” *Intel Technology Journal*, vol. 5, no. 1, pp. 13–24, Feb. 2001.
51. <http://focus.ti.com/docs/prod/folders/print/tms320c6410.html>
52. D. D. Gajski, *NISC: The Ultimate Reconfigurable Component*, Center for Embedded Computer Systems Technical Report CECS TR 03–28, University of California, Irvine, October 1, 2003.
53. D. A. Patterson, “Reduced Instruction Set Computers,” *Communications of ACM*, vol. 28, no. 1, pp. 8–21, Jan. 1985.
54. T. Jamil, “RISC versus CISC,” *IEEE Potentials*, vol. 14, no. 3, pp. 13–16, Aug.–Sep. 1995.
55. D. M. Tullsen and J. A. Brown, “Handling Long-Latency Loads in a Simultaneous Multi-threading Processor,” *Proceedings of the 34th International Symposium on Microarchitecture*, pp. 318–327, Dec. 2001.
56. D. T. Marr, F. Binns, D. L. Hill, G. Hinton, D. A. Koufaty, J. A. Miller and M. Upton, “Hyper-Threading Technology Architecture and Microarchitecture,” *Intel Technology Journal*, vol. 6, no. 1, pp. 36–46, Feb. 2002.
57. <http://www.gpgpu.org/>
58. <http://www.nvidia.com/>
59. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal, “Baring it all to Software: Raw Machines,” *IEEE Computer*, pp. 86–93, Sep. 1997.
60. M. Azimi, N. Cherukuri, D. N. Jayasimha, A. Kumar, P. Kundu, S. Park, I. Schoinas, A. S. Vaidya, “Integration Challenges and Tradeoffs for Tera-scale Architectures,” *Intel Technology Journal*, vol. 11, no. 3, pp. 173–184, Aug. 2007.
61. M. B. Taylor, W. Lee, J. E. Miller, D. Wentzlauff, I. Bratt, B. Greenwald, H. Hoffmann, P. Johnson, J. Kim, J. Psota, A. Saraf, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and

- A. Agarwal. "Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams," *Proceedings of the 31st Annual International Symposium on Computer Architecture*, pp. 2–13, Jun. 2004.
62. D. J. Kuck, R. H. Kuhn, D. A. Padua, B. Leasure, and M. Wolfe, "Dependence Graphs and Compiler Optimizations," *Proceedings of the 8th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages*, pp. 207–218, Jan. 1981.
63. K. Kennedy and R. Allen, "Automatic Translation of FORTRAN Programs to Vector Form," *ACM Transactions on Programming Languages and Systems*, vol. 9, no. 4, pp. 491–554, Oct. 1987.
64. M. E. Wolf and M. S. Lam, "A Loop Transformation Theory and an Algorithm to Maximize Parallelism," *IEEE Transactions on Parallel and Distributed Systems*, vol. 2, no. 4, pp. 452–471, Oct. 1991.
65. A. Darte and F. Vivien, "A Classification of Nested Loops Parallelization Algorithms," *Proceedings of the IEEE Symposium on Emerging Technologies and Factory Automation*, vol. 1, pp. 217–234, Oct. 1995.
66. J. R. Allen, K. Kennedy, C. Porterfield and J. Warren, "Conversion of Control Dependence to Data Dependence," *Proceedings of the 10th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages*, pp. 177–189, Jan. 1983.
67. R. Kramer, R. Gupta and M. L. Soffa, "The Combining DAG: a Technique for Parallel Data Flow Analysis," *IEEE Transactions on Parallel and Distributed Systems*, vol. 5, no. 8, pp. 805–813, Aug. 1994.
68. R. Tarjan, "Depth-first Search and Linear Graph Algorithms," *SIAM Journal on Computing*, vol. 1, no. 2, pp. 146–160, 1972.
69. A. E. Eichenberger, P. Wu, and K. O'Brien, "Vectorization for SIMD Architectures with Alignment Constraints," *Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation*, pp. 82–93, Jun. 2004.
70. P. Wu, A. E. Eichenberger, and A. Wang, "Efficient SIMD Code Generation for Runtime Alignment and Length Conversion," *Proceedings of International Symposium on Code Generation and Optimization*, CGO, pp. 153–164, Mar. 2005.
71. G. Ren, P. Wu, and D. Padua, "Optimizing Data Permutations for SIMD Devices," *Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation*, pp. 118–131, Jun. 2006.
72. S. Larsen and S. Amarasinghe, "Exploiting Superword Level Parallelism with Multimedia Instruction Sets," *Proceedings of the ACM SIGPLAN 2000 Conference on Programming Language Design and Implementation*, pp. 145–156, Jun. 2000.
73. F. Franchetti, S. Kral, J. Lorenz, and C. W. Ueberhuber, "Efficient Utilization of SIMD Extensions," *Proceedings of the IEEE*, vol. 93, no. 2, pp. 409–425, Feb. 2005.
74. S. Larsen, R. Rabbah, and S. Amarasinghe. "Exploiting Vector Parallelism in Software Pipelined Loops," *Proceedings of the 38th International Symposium on Microarchitecture*, pp. 119–129, Nov. 2005.
75. D. M. Lavery and W. M. Hwu, "Modulo Scheduling of Loops in Control-Intensive Non-Numeric Programs," *Proceedings of the 29th Annual International Symposium on Microarchitecture*, pp. 126–137, Dec. 1996.
76. G. H. Lin, S. J. Chen, R. B. Lee, and Y. H. Hu, "Memory Access Optimization of Motion Estimation Algorithms on a Native SIMD PLX Processor," *Proceedings IEEE Asia-Pacific Conference on Circuits and Systems*, pp. 567–570, Dec. 2006.
77. S. Ryoo, S-Z Ueng, C. Rodrigues, R. Kidd, M. Frank, and W-M Hwu, "Automatic Discovery of Coarse-Grained Parallelism in Media Applications," *Lecture Notes in Computer Science*, Springer, vol. 4050, pp. 194–213, Jan. 2007.
78. P. Tu and D. Padua, "Gated SSA-based Demand-Driven Symbolic Analysis for Parallelizing Compilers," *Proceedings of the International Conference on Supercomputing*, pp. 414–423, Jul. 1995.
79. T. G. Mattson, B. A. Sanders, and B. L. Massingill, *Patterns for Parallel Programming*, Addison Wesley, 2005.

80. A. V. Aho, M. S. Lam, R. Sethi, and J. D. Ullman, *Compilers: Principles, Techniques, and Tools*, 2nd ed., Addison Wesley, 2007.
81. [http://en.wikipedia.org/wiki/Abstract\\_syntax\\_tree](http://en.wikipedia.org/wiki/Abstract_syntax_tree)
82. A. I. Holub, *Compiler Design in C*, Prentice Hall, 1990.
83. [http://en.wikipedia.org/wiki/Retargetable\\_compiler](http://en.wikipedia.org/wiki/Retargetable_compiler)
84. D. R. Hanson and C. W. Fraser, *A Retargetable C Compiler: Design and Implementation*, Addison-Wesley, 1995.
85. GNU Compiler Collection, <http://gcc.gnu.org/>
86. R. Wilson, R. French, C. Wilson, S. Amarasinghe, J. Anderson, S. Tjiang, S.-W. Liao, C.-W. Tseng, M. Hall, M. Lam, and J. Hennessy, "SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers," *ACM SIGPLAN Notices*, vol. 29, no. 12, pp. 31–37, Dec. 1994.
87. G. Aigner, A. Diwan, D. L. Heine, M. S. Lam, D. L. Moore, B. R. Murphy, and C. Sapuntzakis, *An Overview of the SUIF2 Compiler Infrastructure*, Computer Systems Laboratory, Stanford University, <http://suif.stanford.edu/suif/suif2/doc-2.2.0-4/>
88. G. Aigner, A. Diwan, D. L. Heine, M. S. Lam, D. L. Moore, B. R. Murphy, and C. Sapuntzakis, *The SUIF Program Representation*, Computer Systems Laboratory, Stanford University, 1999, <http://suif.stanford.edu/suif/suif2/doc-2.2.0-4/>
89. <http://www.gelato.org>
90. P. P. Chang, S. A. Mahlke, W. Y. Chen, N. J. Water, and Wen-mei W. Hwu, "IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors," *Proceedings of the 18th Annual International Symposium on Computer Architecture*, pp. 266–275, May 1991.
91. <http://www.gelato.uiuc.edu/OpenIMPACT-documentation.php>
92. M. Samek and R. Ward, "Build a Super Simple Tasker," *Embedded System Design*, Jul. 2006, <http://www.embedded.com>
93. D. Knuth, *The Art of Computer Programming Volume 1: Fundamental Algorithms*, 2nd Ed., pp. 435–455, Addison-Wesley, 1997.
94. A. Silberschatz, G. Gagne, and P. B. Galvin, *Operating System Concepts (Windows XP Update)*, 6th Ed., Addison-Wiley, 2002.
95. T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra, "Overview of the H.264/AVC Video Coding Standard," *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 13, no. 7, pp. 560–576, Jul. 2003.
96. *RTOS for PLX*, Embedded Systems Laboratory, Department of Computer Science & Information Engineering, National Chung Cheng University, Chiayi, Taiwan, Jul. 2008, [http://www.cs.ccu.edu.tw/~pahsiung/plx\\_os/](http://www.cs.ccu.edu.tw/~pahsiung/plx_os/)
97. I. E. G. Richardson, Transform and Quantization: H.264/MPEG4 Part 10, White Paper, Mar. 2003.
98. H. Malvar, A. Hallapuro, M. Karczewicz, and L. Kerofsky, "Low-Complexity Transform and Quantization in H.264/AVC," *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 13, no. 7, pp. 598–603, Jul. 2003.
99. *H.264/AVC Reference Software*, 2008, <http://iphome.hhi.de/suehring/ttml/download/>