


GM Stages of Fig. 4.3(b)

Schematic



Dimensions for the ExG ASIC (W/L , $\mu\text{m}/\mu\text{m}$)


$M_{gm1} = 2.5/80$, $I_{bias1} = 600$ nA, $M_{gm2} = 7.5/80$, $I_{bias2} = 1.8$ μA .

Dimensions for the 8-channel EEG ASIC (W/L , $\mu\text{m}/\mu\text{m}$)

$M_{gm1} = 2.5/160$, $I_{bias1} = 300$ nA, $M_{gm2} = 7.5/160$, $I_{bias2} = 900$ nA.

OTAs of the Programmable Gain Stage of Fig. 4.9

Schematic



OTA₁ dimensions for the ExG ASIC (W/L , $\mu\text{m}/\mu\text{m}$)

$M_1 = M_2 = 200/10$, $M_3 = M_4 = M_5 = 2 \times 2/200$, $M_6 = M_7 = 2/200$, $M_8 = 2 \times 4/100$, $M_9 = M_{10} = 4/100$, $M_{11} = 140/40$, $I_{bias} = 800$ nA.

OTA₁ Dimensions for the 8-channel EEG ASIC (W/L , $\mu\text{m}/\mu\text{m}$)

$M_1 = M_2 = 200/20$, $M_3 = M_4 = M_5 = 2 \times 2/200$, $M_6 = M_7 = 2/200$, $M_8 = 2 \times 4/100$, $M_9 = M_{10} = 4/100$, $M_{11} = 140/40$, $I_{bias} = 400$ nA.

OTA₂ dimensions for the ExG ASIC (W/L , $\mu\text{m}/\mu\text{m}$)


$M_1 = M_2 = 100/10$, $M_3 = M_4 = M_5 = M_6 = M_7 = 2/200$, $M_8 = M_9 = M_{10} = 4/100$, $M_{11} = 140/40$, $I_{bias} = 200$ nA.

OTA₂ Dimensions for the 8-channel EEG ASIC (W/L , $\mu\text{m}/\mu\text{m}$)

$M_1 = M_2 = 100/20$, $M_3 = M_4 = M_5 = M_6 = M_7 = 2/200$, $M_8 = M_9 = M_{10} = 4/100$, $M_{11} = 140/50$, $I_{bias} = 100$ nA.

Bias Buffers of Fig. 4.21

Schematic




Dimensions for the ExG ASIC (W/L , $\mu\text{m}/\mu\text{m}$)

$M_1 = M_2 = 200/10$, $M_3 = M_4 = 7.5/100$, $I_{bias} = 600$ nA, $C_c = 1$ pF.

OTAVGA of Fig. 5.24

Schematic



Dimensions for the ExG ASIC (W/L , $\mu\text{m}/\mu\text{m}$)

$M_1 = M_2 = 50/5$, $M_3 = M_4 = 4/200$, $M_5 = M_6 = M_7 = M_8 = 2/200$, $M_9 = M_{10} = 2/200$, $I_{bias} = 100$ nA.

References

1. J. M. Corrigan, M. S. Donaldson, L. T. Kohn, T. McKay, K. C. Pike, "To err is human: Building a safer health system," American Institute of Medicine, Tech. Rep., November 1999
2. E. Waterhouse, "New horizons in ambulatory electroencephalography," *Engineering in Medicine and Biology Magazine, IEEE*, vol. **22**, no. 3, pp. 74–80, 2003
3. R. Schmidt, T. Norgall, J. Mörsdorf, J. Bernhard, T. von der Grün, "Body Area Network BAN—a key infrastructure element for patient-centered medical applications," *Biomed. Tech. (Berl.)*, vol. **47**, Suppl 1 Pt 1, pp. 365–368, 2002
4. B. Gyselinckx, C. Van Hoof, J. Ryckaert, R. Yazicioglu, P. Fiorini, V. Leonov, "Human++: Autonomous wireless sensors for body area networks," in *Custom Integrated Circuits Conference, 2005. Proceedings of the IEEE 2005*, 18–21 September 2005, pp. 13–19
5. I. Korhonen, J. Parkka, M. van Gils, "Health monitoring in the home of future," *Engineering in Medicine and Biology Magazine IEEE*, vol. **22**, pp. 66–72, 2003
6. S. Park, S. Jayaraman, "Enhancing the quality of life through wearable technology," *Engineering in Medicine and Biology Magazine, IEEE*, vol. **22**, no. 3, pp. 41–48, 2003
7. C. Mundt, K. Montgomery, U. Udoh, V. Barker, G. Thonier, A. Tellier, R. Ricks, R. Darling, Y. Cagle, N. Cabrol, S. Ruoss, J. Swain, J. Hines, G. Kovacs, "A multiparameter wearable physiologic monitoring system for space and terrestrial applications," *Information Technology in Biomedicine, IEEE Transactions on*, vol. **9**, no. 3, pp. 382–391, 2005
8. R. Paradiso, L. Giannicola, N. Taccini, "A wearable health care system based on knitted integrated sensors," *Information Technology in Biomedicine, IEEE Transactions on*, vol. **3**, pp. 337–344, 2005
9. B. Gyselinckx, R. Vullers, C. Van Hoof, J. Ryckaert, R. Yazicioglu, P. Fiorini, V. Leonov, "Human++: Emerging technology for body area networks," in *Very Large Scale Integration, 2006 IFIP International Conference on*, October 2006, pp. 175–180
10. A. C. Metting van Rijn, A. Peper, C. A. Grimbergen: "High-quality recording of bioelectric events; part 1, interference reduction, theory, and practice," *Medical and Biological Engineering and Computing*, vol. **28**, pp. 389–397, 1990
11. J. G. Webster, *Medical Instrumentation: Application and Design*, 2nd ed. Boston (Mass.): Houghton Mifflin, 1992
12. G. H. Klem, H. O. Lüders, H. H. Jasper, C. Elger, "The ten-twenty electrode system of the international federation. The international federation of clinical neurophysiology," *Electroencephalogr. Clin. Neurophysiol. Suppl.*, vol. **52**, pp. 3–6, 1999
13. S. Nishimura, Y. Tomita, T. Horiuchi, "Clinical application of an active electrode using an operational amplifier," *Biomedical Engineering, IEEE Transactions on*, vol. **39**, no. 10, pp. 1096–1099, 1992
14. P. Griss, H. Tolvanen-Laakso, P. Merilainen, G. Stemme, "Characterization of micromachined spiked biopotential electrodes," *Biomedical Engineering, IEEE Transactions on*, vol. **49**, no. 6, pp. 597–604, 2002
15. C. J. Harland, T. D. Clark, R. J. Prance, "Electric potential probes - new directions in the remote sensing of the human body," *Meas. Sci. Technol.*, vol. **13**, pp. 163–169, 2002
16. C. J. Harland, T. D. Clark, R. J. Prance, "High resolution ambulatory electrocardiographic monitoring using wrist-mounted electric potential sensors," *Meas. Sci. Technol.*, vol. **14**, pp. 923–928, 2003
17. C. J. Harland, T. D. Clark, R. J. Prance, "Remote detection of human electroencephalograms using ultrahigh input impedance electric potential sensors," *Applied Physics Letters*, vol. **81**, pp. 3284–3289, 2002

18. J. C. Huhta, J. G. Webster, "60-Hz interference in electrocardiography," *Biomedical Engineering, IEEE Transactions on*, vol. **BME-20**, no. 2, pp. 91–101, 1973
19. B. B. Winter, J. G. Webster, "Driven-right-leg circuit design," *Biomedical Engineering, IEEE Transactions on*, vol. **BME-30**, no. 1, pp. 62–66, 1983
20. M. Steyaert, W. Sansen, "A micropower low-noise monolithic instrumentation amplifier for medical purposes," *Solid-State Circuits, IEEE Journal of*, vol. **22**, no. 6, pp. 1163–1168, 1987
21. M. Burke, D. Gleeson, "A micropower dry-electrode ECG preamplifier," *Biomedical Engineering, IEEE Transactions on*, vol. **47**, no. 2, pp. 155–162, 2000
22. R. Pallas-Areny, J. Webster, "AC instrumentation amplifier for bioimpedance measurements," *Biomedical Engineering, IEEE Transactions on*, vol. **40**, no. 8, pp. 830–833, 1993
23. E. Spinelli, N. Martinez, M. Mayosky, R. Pallas-Areny, "A novel fully differential biopotential amplifier with DC suppression," *Biomedical Engineering, IEEE Transactions on*, vol. **51**, no. 8, pp. 1444–1448, 2004
24. E. Spinelli, R. Pallas-Areny, M. Mayosky, "AC-coupled front-end for biopotential measurements," *Biomedical Engineering, IEEE Transactions on*, vol. **50**, no. 3, pp. 391–395, 2003
25. C.-J. Yen, W.-Y. Chung, M. C. Chi, "Micro-power low-offset instrumentation amplifier IC design for biomedical system applications," *Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on]*, vol. **51**, no. 4, pp. 691–699, 2004
26. J. H. Huijsing, *Operational Amplifiers: Theory and Design*, Kluwer Academic, Norwell, 2001
27. P. Van Peteghem, I. Verbauwhede, W. Sansen, "Micropower high-performance SC building block for integrated low-level signal processing," *Solid-State Circuits, IEEE Journal of*, vol. **20**, no. 4, pp. 837–844, 1985
28. M. Degrauwe, E. Vittoz, I. Verbauwhede, "A micropower CMOS instrumentation amplifier," *Solid-State Circuits, IEEE Journal of*, vol. **20**, no. 3, pp. 805–807, 1985
29. C. Enz, G. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization," *Proceedings of the IEEE*, vol. **84**, no. 11, pp. 1584–1614, 1996
30. H. Krabbe, "A high-performance monolithic instrumentation amplifier," in *Solid-State Circuits Conference. Digest of Technical Papers. 1971 IEEE International*, vol. **XIV**, pp. 186–187, February 1971
31. F. Eatock, "A monolithic instrumentation amplifier with low input current," in *Solid-State Circuits Conference. Digest of Technical Papers. 1973 IEEE International*, vol. **XVI**, pp. 148–149, February 1973
32. A. Brokaw, M. Timko, "An improved monolithic instrumentation amplifier," *Solid-State Circuits, IEEE Journal of*, vol. **10**, no. 6, pp. 417–423, 1975
33. R. Martins, S. Selberherr, F. Vaz, "A CMOS IC for portable EEG acquisition systems," *Instrumentation and Measurement, IEEE Transactions on*, vol. **47**, no. 5, pp. 1191–1196, 1998
34. A. Uranga, X. Navarro, N. Barniol, "Integrated CMOS amplifier for ENG signal recording," *Biomedical Engineering, IEEE Transactions on*, vol. **51**, no. 12, pp. 2188–2194, 2004
35. K. Ng, P. Chan, "A CMOS analog front-end IC for portable EEG/ECG monitoring applications," *Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on]*, vol. **52**, no. 11, pp. 2335–2347, 2005
36. T. Denison, K. Consoer, A. Kelly, A. Hachenburg, W. Santa, "2.2 μW 97 nV/ $\sqrt{\text{Hz}}$, chopper stabilized instrumentation amplifier for EEG detection in chronic implants," in *Solid-State Circuits, 2007 IEEE International Conference Digest of Technical Papers, 2007*, pp. 162–163
37. M. R. Nuwer, G. Comi, R. Emerson, A. Fuglsang-Frederiksen, J. M. Gurit, H. Hinrichs, A. Ikeda, F. J. Luccas, P. Rappelsburger, "IFCN standards for digital recording of clinical EEG. international federation of clinical neurophysiology," *Electroencephalogr. Clin. Neurophysiol.*, vol. **106**, no. 3, pp. 259–261, 1998

38. C. Menolfi, Q. Huang, "A fully integrated, untrimmed CMOS instrumentation amplifier with submicrovolt offset," *Solid-State Circuits, IEEE Journal of*, vol. **34**, no. 3, pp. 415–420, 1999
39. C. Enz, E. Vittoz, F. Kruppenacher, "A CMOS chopper amplifier," *Solid-State Circuits, IEEE Journal of*, vol. **22**, no. 3, pp. 335–342, 1987
40. C. Menolfi, Q. Huang, "A low-noise CMOS instrumentation amplifier for thermoelectric infrared detectors," *Solid-State Circuits, IEEE Journal of*, vol. **32**, no. 7, pp. 968–976, 1997
41. C. Menolfi, "Low noise CMOS chopper instrumentation amplifiers for thermoelectric micro-sensors," Ph.D. dissertation, Swiss Federal Institute of Technology, ETH, 2000
42. G. Wegmann, E. Vittoz, F. Rahali, "Charge injection in analog MOS switches," *Solid-State Circuits, IEEE Journal of*, vol. **22**, no. 6, pp. 1091–1097, 1987
43. A. Bakker, K. Thiele, J. Huijsing, "A CMOS nested-chopper instrumentation amplifier with 100-nV offset," *Solid-State Circuits, IEEE Journal of*, vol. **35**, no. 12, pp. 1877–1883, 2000
44. R. Burt, J. Zhang, "A micropower chopper-stabilized operational amplifier using a SC notch filter with synchronous integration inside the continuous-time signal path," *Solid-State Circuits, IEEE Journal of*, vol. **41**, no. 12, pp. 2729–2736, 2006
45. M. Steyaert, P. Kinget, W. Sansen, "Full integration of extremely large time constants in CMOS," in *Electronics Letters*, vol. **27**, no. 10, pp. 790–791, 1991
46. A. Arnaud, R. Fiorelli, C. Galup-Montoro, "Nanowatt, sub-nS OTAs, with sub-10-mV input offset, using series-parallel current mirrors," *Solid-State Circuits, IEEE Journal of*, vol. **41**, no. 9, pp. 2009–2018, 2006
47. T. Itakura, Z. Czarnul, "High-output resistance CMOS current mirrors for low-voltage applications," *IEICE Trans. Fundamentals*, vol. **E80-A**, pp. 230–232, 1997
48. C. C. Enz, F. Kruppenacher, E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," *Analog Integrated Circuits and Signal Processing, Kluwer Academic Publishers*, vol. **8**, pp. 83–114, 1995
49. P. Dal Fabbro, C. dos Reis Filho, "An integrated CMOS instrumentation amplifier with improved CMRR," in *Integrated Circuits and Systems Design, 2002. Proceedings 15th Symposium on*, September 2002, pp. 57–61
50. P. E. Allen, D. R. Holberg, *CMOS Analog Circuit Design*, Oxford University Press, New York USA, 2002
51. B. Razavi, *Design of Analog CMOS Integrated Circuits*, McGraw-Hill, New York, 2001
52. E. Sackinger, W. Guggenbuhl, "A high-swing, high-impedance MOS cascode circuit," *Solid-State Circuits, IEEE Journal of*, vol. **25**, no. 1, pp. 289–298, 1990
53. P. Li, M. Chin, P. Gray, R. Castello, "A ratio-independent algorithmic analog-to-digital conversion technique," *Solid-State Circuits, IEEE Journal of*, vol. **19**, no. 6, pp. 828–836, 1984
54. K. R. Laker, W. C. Sansen, *Design of Analog Integrated Circuits and Systems*, McGraw-Hill, New York, 1994
55. AMIS, "Design rule manual supplement for analogue option (C05M-A)," April 1999, rev. 2
56. J. Fischer, "Noise sources and calculation techniques for switched capacitor filters," *Solid-State Circuits, IEEE Journal of*, vol. **17**, no. 4, pp. 742–752, 1982
57. R. Harrison, C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," *Solid-State Circuits, IEEE Journal of*, vol. **38**, no. 6, pp. 958–965, 2003
58. ANSI/AAMI-EC13, "American national standards for cardiac monitors, hearth rate meters and alarms," 2002
59. Texas-Instruments, "MSP430F149 mixed signal microcontroller datasheet," online, June 2004
60. Analog-Devices, "AD627: micropower, single and dual supply, rail-to-rail instrumentation amplifier," online, 2001
61. Burr-Brown, "INA126: micropower instrumentation amplifier," online, September 1997
62. Linear-Technology, "LT1101: precision, micropower, single supply instrumentation amplifier," online
63. Burr-Brown, "INA122: single supply, micropower instrumentation amplifier," online, October 1997

64. Burr-Brown, "INA321: micropower, single-supply CMOS instrumentation amplifier," online, December 2000
65. K. Kuijk, "A precision reference voltage source," *Solid-State Circuits, IEEE Journal of*, vol. **8**, no. 3, pp. 222–226, 1973
66. R. Harjani, R. Heineke, F. Wang, "An integrated low-voltage class AB CMOS OTA," *Solid-State Circuits, IEEE Journal of*, vol. **34**, no. 2, pp. 134–142, 1999
67. A. Lopez-Martin, S. Baswa, J. Ramirez-Angulo, R. Carvajal, "Low-voltage super class AB CMOS OTA cells with very high slew rate and power efficiency," *Solid-State Circuits, IEEE Journal of*, vol. **40**, no. 5, pp. 1068–1077, 2005
68. F. You, S. Embabi, E. Sanchez-Sinencio, "Low-voltage class AB buffers with quiescent current control," *Solid-State Circuits, IEEE Journal of*, vol. **33**, no. 6, pp. 915–920, 1998
69. C.-W. Lu, C. L. Lee, "A low-power high-speed class-AB buffer amplifier for flat-panel-display application," *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, vol. **10**, no. 2, pp. 163–168, 2002
70. S. Wong, C. Salama, "An efficient CMOS buffer for driving large capacitive loads," *Solid-State Circuits, IEEE Journal of*, vol. **21**, no. 3, pp. 464–469, 1986
71. K. Nagaraj, "Slew rate enhancement technique for CMOS output buffers," *Electronics Letters*, vol. **25**, no. 19, pp. 1304–1305, 1989
72. H. Fiedler, B. Hoefflinger, W. Demmer, P. Draheim, "A 5-bit building block for 20 MHz A/D converters," *Solid-State Circuits, IEEE Journal of*, vol. **16**, no. 3, pp. 151–155, 1981
73. P. Figueiredo, J. Vital, "Kickback noise reduction techniques for CMOS latched comparators," *Circuits and Systems II: Express Briefs, IEEE Transactions on [see also Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on]*, vol. **53**, no. 7, pp. 541–545, 2006
74. R. Olsson, A. Gulari, K. Wise, "A fully-integrated bandpass amplifier for extracellular neural recording," in *Neural Engineering, 2003. Conference Proceedings. First International IEEE EMBS Conference on*, 20–22 March 2003, pp. 165–168
75. F. Krummenacher, N. Joehl, "A 4-MHz CMOS continuous-time filter with on-chip automatic tuning," *Solid-State Circuits, IEEE Journal of*, vol. **23**, no. 3, pp. 750–758, 1988
76. M. Wakayama, A. Abidi, "A 30-MHz low-jitter high-linearity CMOS voltage-controlled oscillator," *Solid-State Circuits, IEEE Journal of*, vol. **22**, no. 6, pp. 1074–1081, 1987
77. R. Gregorian, *Introduction to CMOS OP-AMPS and comparators*, John Wiley, New York, 1999
78. S. Gierkink, E. van Tuij, "A coupled sawtooth oscillator combining low jitter with high control linearity," *Solid-State Circuits, IEEE Journal of*, vol. **37**, no. 6, pp. 702–710, 2002
79. "Oscillator noise analysis in spectreRF," available online: <http://www.cadence.com/whitepapers/oscnoise.pdf>
80. N. Verma, "An ultra-low power ADC for wireless micro-sensor applications," Master's thesis, Massachusetts Institute of Technology (MIT), June 2005
81. J. McCreary, P. Gray, "All-MOS charge redistribution analog-to-digital conversion techniques. I," *Solid-State Circuits, IEEE Journal of*, vol. **10**, no. 6, pp. 371–379, 1975
82. R. Suarez, P. Gray, D. Hodges, "All-MOS charge-redistribution analog-to-digital conversion techniques. II," *Solid-State Circuits, IEEE Journal of*, vol. **10**, no. 6, pp. 379–385, 1975
83. W. Yu, S. Sen, B. Leung, "Distortion analysis of MOS track-and-hold sampling mixers using time-varying Volterra series," *Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on]*, vol. **46**, no. 2, pp. 101–113, 1999
84. G. Promitzer, "12-bit low-power fully differential switched capacitor noncalibrating successive approximation ADC with 1 MS/s," *Solid-State Circuits, IEEE Journal of*, vol. **36**, no. 7, pp. 1138–1143, 2001
85. B. P. Ginsburg, A. P. Chandrakasan, "Dual time-interleaved successive approximation register ADCs for an ultra-wideband receiver," *Solid-State Circuits, IEEE Journal of*, vol. **42**, no. 2, pp. 247–257, 2007

86. N. Verma, A. P. Chandrakasan, "An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes," *Solid-State Circuits, IEEE Journal of*, vol. **42**, no. 6, pp. 1196–1205, 2007
87. Y. Tsvividis, P. Gray, D. Hodges, J. Chacko, "A segmented $1/\mu$ -255 law PCM voice encoder utilizing NMOS technology," *Solid-State Circuits, IEEE Journal of*, vol. **11**, no. 6, pp. 740–747, 1976
88. Y. Yee, L. Terman, L. Heller, "A two-stage weighted capacitor network for D/A-A/D conversion," *Solid-State Circuits, IEEE Journal of*, vol. **14**, no. 4, pp. 778–781, 1979
89. M. D. Scott, "An ultra-low power ADC for distributed sensor networks," Master's thesis, University of California at Berkeley, 2002
90. J.-T. Wu, B. Wooley, "A 100-MHz pipelined CMOS comparator," *Solid-State Circuits, IEEE Journal of*, vol. **23**, no. 6, pp. 1379–1385, 1988
91. J. Doernberg, P. Gray, D. Hodges, "A 10-bit 5-Msample/s CMOS two-step flash ADC," *Solid-State Circuits, IEEE Journal of*, vol. **24**, no. 2, pp. 241–249, 1989
92. Nordic-VLSI, "nRF2401A ultra low-power 2.4GHz transceiver," <http://nvlsvi.no>
93. S. Brebels, S. Sanders, C. Winters, T. Webers, K. Vaesen, G. Carchon, B. Gyselinckx, W. De Raedt, "3D SoP integration of a BAN sensor node," in *Electronic Components and Technology Conference, 2005. Proceedings. 55th*, vol. **231**, May–3 June 2005, pp. 1602–1606
94. T. Torfs, R. F. Yazicioglu, B. Gyselinckx, R. Puers, R. Vanspauwen, F. Wuyts, C. Van Hoof, "Wireless vestibular evoked myogenic potentials system," in *IEEE Sensors*, Bari, Italy, 2007
95. N. de Vicq, "A wireless polysomnography device hardware and networking design," Master's thesis, Univ. Libre de Bruxelles, 2007
96. J. G. Colebatch, G. M. Halmagyi, N. F. Skuse, "Myogenic potentials generated by a click-evoked vestibulocollic reflex," *J. Neurol. Neurosurg. Psychiatry*, vol. **57**, no. 2, pp. 190–197, 1994
97. D. D. Robertson, D. J. Ireland, "Vestibular evoked myogenic potentials," *J. Otolaryngol.*, vol. **24**, no. 1, pp. 3–8, 1995
98. [Online]. Available: <http://www.medatec.be/>
99. N. de Vicq, F. Robert, J. Penders, B. Gyselinckx, T. Torfs, "Wireless body area network for sleep staging," in *IEEE Biomedical Circuits and Systems Conference (BIOCAS)*, 2007
100. S. Stoukatch, C. Winters, E. Beyne, W. De Raedt, C. Van Hoof, "3D-SIP integration for autonomous sensor nodes," in *Electronic Components and Technology Conference, 2006. Proceedings. 56th*, 30 May–2 June 2006, pp. 404–408

Index

- 3D, 142
- AC Coupled Chopper Modulated IA (AC-CIA), 40
 - architecture, 40
 - concept, 40
 - GBW, 40
 - NEF, 48
 - noise, 41
 - structure, 42
- ACCIA with coarse-fine servo-loop
 - architecture, 86
 - CMRR, 102
 - GBW, 102
 - NEF, 101
 - noise, 102
 - start-up, 99
- ADC, 113
- ASIC architecture
 - 24-channel EEG readout front-end, 21
 - complete biopotential acquisition, 79
 - Eight-channel EEG readout front-end, 63
 - ExG readout front-end, 53
- auto-zero, 120
- auto-zero phase, 116
- BAN, 1
- bandgap voltage reference, 82
- biopotential
 - acquisition systems, 18
 - electrodes, 7
 - signals, 5
- bottom-plate sampling, 116
- calibration, 127
- capacitive DAC
 - main-DAC, 117
 - sub-DAC, 117
- chopper modulation, 13
 - 1/f noise, 14
 - CMRR, 18
 - residual offset, 15
 - signal distortion, 17
 - thermal noise, 15
- Chopping Spike Filter (CSF), 50, 106
- class-AB buffer, 85
 - ADC reference, 116
 - readout front-end, 116
- CMRR
 - chopper modulation, 18
 - differential DC electrode offset, 28
 - electrode offset induced common-mode gain, 26
 - mismatch induced common-mode gain, 18, 26
 - systematic, 26
 - systematic common-mode gain, 18, 26
- comparator, 92, 111
- complete biopotential acquisition ASIC
 - architecture, 79
 - biological test results, 129
 - comparison, 105
 - DAC artifact, 109
 - GBW, 109
 - input referred noise PSD, 102
- conversion, 123
- current balancing IA
 - 24-channel EEG readout front-end ASIC, 22
 - biopotential readout front-end ASICs, 44
- current balancing IA
 - complete biopotential acquisition ASIC, 95
- current DAC, 91
- current mirror
 - active, 24
 - cascode, 24
- current mirror OTA, 42
- differential DC electrode offset voltage, 8
- dipole antenna, 135
- DNL, 117, 124
- dummy resistor, 128
- ECG, 6
- EEG, 6
- eight-channel EEG readout front-end, 63
 - architecture, 63
 - biological test results, 71

- CMRR, 71
 - comparison, 76
 - GBW, 68
 - input-referred noise PSD, 69
- electrode
 - Ag/AgCl, 8
 - dry, 8
 - non-contact, 9
 - non-polarizable, 7
 - polarizable, 7
 - wet, 8
- electrode impedance measurement, 125
- electrode–electrolyte interface, 7
- EMG, 6
- ENOB, 125
- ExG readout front-end, 53
 - architecture, 53
 - biological test results, 61
 - CMRR measurement, 57
 - comparison, 76
 - GBW, 56
 - input referred noise PSD, 60
- half-cell potential, 7
- hypnogram, 140
- IA architectures
 - current balancing IA (CBIA), 12
 - current balancing IA (CBIA), 22
 - SC, 12
 - three-opamp, 12
- INL, 124
- integrator, 94
- interference, 10
 - common-mode, 25
 - electromagnetic, 10
 - electrostatic, 10
- jitter, 112
- kick-back noise, 93, 123
- low-offset comparator, 119
- maximum CBIA offset limit, 44
- maximum differential DC electrode offset limit, 44
- maximum differential DC electrode offset limit, 88
- microcontroller, 135
- MSP430, 135
- Noise-Efficiency Factor (NEF), 11
- occipital cortex, 34, 61, 129, 143
- OFF state PMOS transistors, 91
- oscillator, 110
- polysomnography, 139
- power-delay product, 119
- preamplifier, 119
- PSG, 139
- purge, 120
- radio, 135
- resting potential, 5
- SAR-ADC, 113
- saturation current, 82
- SCM, 136
- self-timed bit-cycling, 116
- servo-loop, 40
- servo-loop
 - coarse-fine, 87
- Short-Time Fourier Transform (STFT), 36
- step-response, 120
- sternocleidomastoid, 136
- switched-capacitor amplifier
 - finite-gain compensated, 30
 - precision and offset, 31
 - speed, 32
- temperature coefficient, 82
- temperature independent reference current, 83
- tranconductance
 - coarse (CGM), 87
 - fine (FGM), 87
- transceiver, 135
- transconductance
 - coarse (CGM), 90
 - fine (FGM), 94
- VEMP, 136
- vestibular organ, 136
- WHO, 1