

# References

1. Aamodt, T., Chow, P.: Embedded ISA Support for Enhanced Floating-Point to Fixed-Point ANSI-C Compilation. In: Proc. of the 2000 Intl. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'00), pp. 128–137. ACM Press, New York, NY, USA (2000)
2. Abraham, S., Rau, B., Schreiber, R.: Fast Design Space Exploration Through Validity and Quality Filtering of Subsystem Designs. Tech. Rep. HPL-2000/98. Hewlett-Packard Corp., Palo Alto, CA, USA (2000)
3. AccelChip, Inc.: URL <http://www.accelchip.com>
4. ACE, Corp.: DSP-C Specification (2001). URL <http://www.dsp-c.org>
5. Actel, Corp.: Reconfigurable Programmable Interconnect Architecture. US Patent 5,187,393 (1969)
6. Agakov, F., Bonilla, E., Cavazos, J., Franke, B., Fursin, G., O'Boyle, M., Thomson, J., Toussaint, M., Williams, C.: Using Machine Learning to Focus Iterative Optimization. In: Proc. of the 2006 Intl. Symp. on Code Generation and Optimization (CGO'06), pp. 295–305. IEEE Computer Society Press, Los Alamitos, CA, USA (2006)
7. Agarwal, L., Wazlowski, M., Ghosh, S.: An Asynchronous Approach to Efficient Execution of Programs on Adaptive Architectures Utilizing FPGAs. In: Proc. of 2nd IEEE Workshop on Field-Programmable Custom Computing Machines (FCCM'94), pp. 101–110. IEEE Computer Society Press, Los Alamitos, CA, USA (1994)
8. Agesen, O., Hölzle, U.: Type Feedback vs. Concrete Type Inference: A Comparison of Optimization Techniques for Object-Oriented Languages. In: Proc. of the 10th ACM Conf. on Object-Oriented Programming Systems, Languages, and Applications (OOPSLA'95), pp. 91–107. ACM Press, New York, NY, USA (1995)
9. Aho, A., Lam, M., Sethi, R., Ullman, J.: Compilers: Principles, Techniques and Tools. Addison Wesley, 2 edition, August 31 (2006)
10. Aigner, G., Diwan, A., Heine, D., Lam, M., Moore, D., Murphy, B., Sapuntzakis, C.: An Overview of the SUIF2 Compiler Infrastructure. Tech. Rep. Stanford University, Palo Alto, CA, USA (2000)
11. Allen, J., Kennedy, K., Porterfield, C., Warren, J.: Conversion of Control Dependence to Data Dependence. In: Proc. of the 10th ACM Symp. on Principles of Programming Languages (POPL'83), pp. 177–189. ACM Press, New York, NY, USA (1983)
12. Allen, R., Kennedy, K.: Optimizing Compilers for Modern Architectures: A Dependence-Based Approach. Morgan Kaufmann Pub., Inc., San Francisco, CA, USA (2001)
13. Altera, Corp.: URL <http://www.altera.com>
14. Altera, Corp.: Programmable Logic Array Device Using EPROM Technology. US Patent 4,774,421 (1989)
15. Altera, Corp.: Stratix™ Programmable Logic Device Family Data Sheet 1.0 (2002). URL <http://www.altera.com>

16. Altera, Corp.: Nios II<sup>®</sup> Processor Reference Handbook (2007). URL <http://www.altera.com>
17. Amerson, R., Carter, R., Culbertson, W., Kuekes, P., Snider, G.: Teramac-Configurable Custom Computing. In: Proc. of the 3rd IEEE Workshop on FPGA's for Custom Computing Machines (FCCM'95), pp. 32–38. IEEE Computer Society Press, Los Alamitos, CA, USA (1995)
18. Anderson, J., Amarasinghe, S., Lam, M.: Data and Computation Transformations for Multi-processors. In: Proc. of the 1995 ACM Conf. on Programming Language Design and Implementation (PLDI'95), pp. 166–178. ACM Press, New York, NY, USA (1995)
19. Annapolis Microsystems, Inc.: Wildstar<sup>™</sup> Reconfigurable Computing Engines. User's Manual R3.3 (1999)
20. Athanas, P.: An Adaptive Machine Architecture and Compiler for Dynamic Processor Reconfiguration. Ph.D. thesis, Brown University, Providence, Rhode Island, USA (1992)
21. Athanas, P., Silverman, H.: Processor Reconfiguration Through Instruction-Set Metamorphosis: Architecture and Compiler. *IEEE Computer* **26**(3), 11–18 (1993)
22. August, D., Sias, J., Puiatti, J.M., Mahlke, S., Connors, D., Crozier, K., Hwu, W.: The Program Decision Logic Approach to Predicated Execution. In: Proc. of the 26th Annual Intl. Symp. on Computer Architecture (ISCA'99), pp. 208–219. ACM Press, New York, NY, USA (1999)
23. Babb, J.: High-Level Compilation For Reconfigurable Architectures. Ph.D. thesis, Massachusetts Institute of Technology (MIT), Boston, MA, USA (2000)
24. Babb, J., Rinard, M., Moritz, C., Lee, W., Frank, M., Barua, R., Amarasinghe, S.: Parallelizing Applications into Silicon. In: Proc. of the 7th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'99), pp. 70–80. IEEE Computer Society Press, Los Alamitos, CA, USA (1999)
25. Banerjee, P., Shenoy, N., Choudhary, A., Hauck, S., Bachmann, C., Haldar, M., Joisha, P., Jones, A., Kanhare, A., Nayak, A., Periyacheri, S., Walkden, M., Zaretsky, D.: A Matlab Compiler for Distributed, Heterogeneous, Reconfigurable Computing Systems. In: Proc. of the 8th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'00), pp. 39–48. IEEE Computer Society Press, Los Alamitos, CA, USA (2000)
26. Banerjee, U., Eigenmann, R., Nicolau, A., Padua, D.: Automatic Program Parallelization. *Proc. of the IEEE* **81**(2), 211–243 (1993)
27. Baradaran, N., Diniz, P.: Memory Parallelism Using Custom Array Mapping to Heterogeneous Storage Structures. In: Proc. of the Intl. Conf. on Field Programmable Logic (FPL'06), pp. 383–388. Madrid, Spain, August 28–30 (2006)
28. Baradaran, N., Diniz, P., Park, J.: Extending the Applicability of Scalar Replacement to Multiple Induction Variables. In: Proc. of the 17th Workshop on Languages and Compilers for Parallel Computing (LCPC'04), *Lecture Notes on Computer Science (LNCS)*, vol. 3602, pp. 455–469. Springer-Verlag (2004)
29. Baradaran, N., Park, J., Diniz, P.: Compiler Reuse Analysis for the Mapping of Data in FPGAs with RAM Blocks. In: Proc. of the IEEE Intl. Conf. on Field-Programmable Technology (FPT'04), pp. 145–152, Brisbane, Australia, December 6–8 (2004)
30. Barua, R., Lee, W., Amarasinghe, S., Agarwal, A.: Compiler Support for Scalable and Efficient Memory Systems. *IEEE Trans. Computers* **50**(11), 1234–1247 (2001)
31. Baumgarte, V., Ehlers, G., May, F., Nüchel, A., Vorbach, M., Weinhardt, M.: PACT XPP<sup>®</sup> – A Self-Reconfigurable Data Processing Architecture. *J. Supercomputing* **26**(2), 167–184 (2003)
32. Beck, G., Yen, D., Anderson, T.: The Cydra 5 Minisupercomputer: Architecture and Implementation. *J. Supercomputing* **7**(1–2), 143–180 (1993)
33. Becker, J., Glesner, M.: A Parallel Dynamically Reconfigurable Architecture Designed for Flexible Application-Tailored Hardware/Software Systems in Future Mobile Communication. *J. Supercomputing* **19**(1), 105–127 (2001)
34. Becker, J., Hartenstein, R., Herz, M., Nageldinger, U.: Parallelization in Co-Compilation for Configurable Accelerators. In: Proc. of the 1998 Asia South Pacific Design Automation Conference (ASP-DAC'98), pp. 23–33, Yokohama, Japan, February 10–13 (1998)

35. Becker, J., Vorbach, M.: Architecture, Memory and Interface Technology Integration of an Industrial/Academic Configurable System-on-Chip (CSoC). In: Proc. of the 2003 IEEE Symp. on VLSI (ISVLSI'03), p. 107. IEEE Computer Society Press, Los Alamitos, CA, USA (2003)
36. Bellows, P., Hutchings, B.: JHDL—An HDL for Reconfigurable Systems. In: Proc. of the 6th IEEE Symp. on FPGA for Custom Computing Machines (FCCM'00), pp. 175–184. IEEE Computer Society Press, Los Alamitos, CA, USA (1998)
37. Benini, L., Micheli, G.D.: Networks on Chips: A New SoC Paradigm. *IEEE Computer* **35**, 70–78 (2002)
38. Bernstein, R.: Multiplication by Integer Constants. *Software Practice Experience* **16**(7), 641–652 (1986)
39. Betz, V., Rose, J.: VPR: A New Packing, Placement and Routing Tool for FPGA Research. In: Proc. of the 1997 Intl. Workshop on Field Programmable Logic and Applications (FPL'97), pp. 213–222, London, UK, September 1–3, 1997. *Lecture Notes in Computer Science (LNCS)*, vol. 1304, Springer (1997)
40. Bilavarn, S., Gogniat, G., Philippe, J.L.: An Estimation and Exploration Methodology from System-Level Specifications. In: Proc. of the 11th ACM Intl. Symp. on Field-Programmable Gate Arrays (FPGA'03), p. 239. ACM Press, New York, NY, USA (2003)
41. Biswas, P., Banerjee, S., Dutt, N., Pozzi, L., lenne, P.: ISEGEN: An Iterative Improvement-Based ISE Generation Technique for Fast Customization of Processors. *IEEE Trans. Very Large Scale Integration (VLSI) Systems* **14**(7), 754–762 (2006)
42. Bjesse, P., Claessen, K., Sheeran, M., Singh, S.: Lava: Hardware Design in Haskell. In: Proc. of the 3rd ACM Intl. Conf. on Functional programming (ICFP'98), pp. 174–184. ACM Press, New York, NY, USA (1998)
43. Bjur us, P., Millberg, M., Jantsch, A.: FPGA Resource and Timing Estimation from Matlab Execution Traces. In: Proc. of the 10th Intl. Symp. on Hardware/Software Codesign (CODES'02), pp. 31–36. ACM Press, New York, NY, USA (2002)
44. B hm, W., Draper, B., Najjar, W., Hammes, J., Rinker, R., Chawathe, M., Ross, C.: One-Step Compilation of Image Processing Applications to FPGAs. In: Proc. of the 9th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'01), pp. 209–218. IEEE Computer Society Press, Los Alamitos, CA, USA (2001)
45. B hm, W., Hammes, J., Draper, B., Chawathe, M., Ross, C., Rinker, R., Najjar, W.: Mapping a Single Assignment Programming Language to Reconfigurable Systems. *J. Supercomputing* **21**(2), 117–130 (2002)
46. Bondalapati, K.: Parallelizing of DSP Nested Loops on Reconfigurable Architectures Using Data Context Switching. In: Proc. of the 38th ACM/IEEE Design Automation Conference (DAC'01), pp. 273–276. ACM Press, New York, NY, USA (2001)
47. Bondalapati, K., Diniz, P., Duncan, P., Granacki, J., Hall, M., Jain, R., Ziegler, H.: DEFACTO: A Design Environment for Adaptive Computing Technology. In: Proc. of the 6th Reconfigurable Architectures Workshop (RAW'98), *Lecture Notes on Computer Science (LNCS)*, vol. 1388, pp. 570–578. Springer-Verlag (1999)
48. Bondalapati, K., Prasanna, V.: Dynamic Precision Management for Loop Computations on Reconfigurable Architectures. In: Proc. of the 7th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'99), pp. 249–258. IEEE Computer Society Press, Los Alamitos, CA, USA (1999)
49. Brandolese, C., Fornaciari, W., Salice, F.: An Area Estimation Methodology for FPGA Based Designs at SystemC-level. In: Proc. of the 41st ACM/IEEE Design Automation Conference (DAC'04), pp. 129–132. ACM Press, New York, NY, USA (2004)
50. Brasen, D., Saucier, G.: Using Cone Structures for Circuit Partitioning into FPGA Packages. *IEEE Trans. Computer-Aided Design Integrated Circuits Sys.* **17**(7), 592–600 (1998)
51. Brayton, R., Angiovanni-Vincentelli, A., Murgai, R.: Logic Synthesis for Field-Programmable Gate Arrays. Kluwer Academic, Inc. (1995)
52. Briggs, P., Cooper, K., Torczon, L.: Improvements to Graph Coloring Register Allocation. *ACM Trans. Program. Lang. Syst.* **16**(3), 428–455 (1994)

53. Brooks, D., Martonosi, M.: Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance. In: Proc. of the 5th Intl. Symp. on High Performance Computer Architecture (HPCA'99), pp. 13–22. IEEE Computer Society, Washington, DC, USA (1999)
54. Brown, S., Rose, J.: FPGA and CPLD Architectures: A Tutorial. *IEEE Design Test Computers* **13**(2), 42–57 (1996)
55. Budiu, M., Goldstein, S.: Fast Compilation for Pipelined Reconfigurable Fabrics. In: Proc. of the 7th ACM Intl. Symp. on Field Programmable Gate Arrays (FPGA'99), pp. 195–205. ACM Press, New York, NY, USA (1999)
56. Budiu, M., Goldstein, S., Sakr, M., Walker, K.: Bitvalue Inference: Detecting and Exploiting Narrow Bit-width Computations. In: Proc. of the 6th Intl. European Conf. on Parallel Computing (EuroPar'00), *Lecture Notes on Computer Science (LNCS)*, vol. 1900, pp. 969–979. Springer-Verlag (2000)
57. Butts, M., DeHon, A., Goldstein, S.: Molecular Electronics: Devices, Systems and Tools for Gigagate, Gigabit Chips. In: Proc. of the 2002 IEEE/ACM Intl. Conf. on Computer-Aided Design (ICCAD'02), pp. 433–440. IEEE Computer Society Press, Los Alamitos, CA, USA (2002)
58. Cadambi, S., Goldstein, S.: Efficient Place and Route for Pipeline Reconfigurable Architectures (2000). In: Proc. of the IEEE International Conference on Computer Design: VLSI in Computers & Processors (ICCD'00), Austin, Texas, USA, 2000, IEEE Computer Society, Washington, DC, USA, pp. 423–429
59. Callahan, T., Chong, P., DeHon, A., Wawrzynek, J.: Fast Module Mapping and Placement for Datapaths in FPGAs. In: Proc. of the 6th ACM Symp. on Field Programmable Gate Arrays (FPGA'98), pp. 123–132. ACM Press, New York, NY, USA (1998)
60. Callahan, T., Hauser, J., Wawrzynek, J.: The Garp Architecture and C Compiler. *Computer* **33**(4), 62–69 (2000)
61. Callahan, T., Wawrzynek, J.: Instruction Level Parallelism for Reconfigurable Computing. In: Proc. of the 8th Intl. Workshop on Field-Programmable Logic and Applications (FPL'98), *Lecture Notes on Computer Science (LNCS)*, vol. 1482, pp. 248–257. Springer-Verlag (1998)
62. Callahan, T., Wawrzynek, J.: Adapting Software Pipelining for Reconfigurable Computing. In: Proc. of the 2000 Intl. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'00), pp. 57–64. ACM Press, New York, NY, USA (2000)
63. Cardoso, J.: On Combining Temporal Partitioning and Sharing of Functional Units in Compilation for Reconfigurable Architectures. *IEEE Trans. Computers* **52**(10), 1362–1375 (2003)
64. Cardoso, J., Neto, H.: An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPU's. In: Proc. of the IFIP X Intl. Conf. on Very Large Scale Integration (VLSI'99), pp. 485–496. Kluwer Academic Publ. (1999)
65. Cardoso, J., Neto, H.: Macro-Based Hardware Compilation of Java™ Bytecodes into a Dynamic Reconfigurable Computing System. In: Proc. of the 7th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'99), pp. 2–11. IEEE Computer Society, Los Alamitos, CA, USA (1999)
66. Cardoso, J., Neto, H.: Compilation Increasing the Scheduling Scope for Multi-Memory-FPGA-Based Custom Computing Machines. In: Proc. of the 11th Intl. Conf. on Field Programmable Logic and Applications (FPL'01), *Lecture Notes on Computer Science (LNCS)*, vol. 2147, pp. 523–533. Springer-Verlag (2001)
67. Cardoso, J., Neto, H.: Compilation for FPGA-Based Reconfigurable Hardware. *IEEE Design Test Computers* **20**(2), 65–75 (2003)
68. Cardoso, J., Weinhardt, M.: XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture. In: Proc. of the 12th Intl. Workshop on Field Programmable Logic and Applications (FPL'02), *Lecture Notes on Computer Science (LNCS)*, vol. 975, pp. 864–874. Springer-Verlag (2002)
69. Cardoso, J., Weinhardt, M.: From C Programs to the Configure-Execute Model. In: Proc. of the Conf. on Design, Automation and Test in Europe (DATE'03), pp. 576–581. IEEE Press, Piscataway, NJ, USA (2003)

70. Cardoso, J., Weinhardt, M.: Compilation and Temporal Partitioning for a Coarse-Grain Reconfigurable Architecture. In: *New Algorithms, Architectures, and Applications for Reconfigurable Computing*, Chap. 9, pp. 105–115. Springer (2005)
71. Caspi, E.: Empirical Study of Opportunities for Bit-Level Specialization in Word-Based Programs (2000) M.Sc. Thesis, University of California Berkeley, Berkeley, CA, USA
72. Caspi, E., Chu, M., Huang, R., Yeh, J., Wawrzynek, J., DeHon, A.: Stream Computations Organized for Reconfigurable Execution (SCORE). In: *Proc. of the The Roadmap to Reconfigurable Computing*, 10th Intl. Workshop on Field-Programmable Logic and Applications (FPL'00), *Lecture Notes in Computer Science (LNCS)*, vol. 1896, pp. 605–614. Springer-Verlag (2000)
73. Catthoor, F., Danckaert, K., Kulkarni, K., Brockmeyer, E., Kjeldsberg, P., van Achteren, T., Omnes, T.: *Data Access and Storage Management for Embedded Programmable Processors*. Kluwer Academic Publ. (2002)
74. Cavazos, J., Dubach, C., Agakov, F., Bonilla, E., O'Boyle, M., Fursin, G., Temam, O.: Automatic Performance Model Construction for the Fast Software Exploration of New Hardware Designs. In: *Proc. of the 2006 Intl. Conf. on Compilers, Architecture and Synthesis for Embedded Systems (CASES'06)*, pp. 24–34. ACM Press, New York, NY, USA (2006)
75. Celoxica, Ltd.: URL <http://www.celoxica.com>
76. Chang, P., Mahlke, S., Chen, W., Warter, N., Hwu, W.M.: IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors. *SIGARCH Comput. Archit. News* **19**(3), 266–275 (1991)
77. Charles, P., Grothoff, C., Saraswat, V., Donawa, C., Kielstra, A., Ebcioglu, K., Praun, C., Sarkar, V.: X10: An Object-Oriented Approach to Non-Uniform Cluster Computing. In: *Proc. of the 2005 ACM Intl. Conf. on Object-Oriented Programming, Systems, Languages, and Applications (OOPSLA'05)*, San Diego, CA, USA, October 16–20, 2005, pp. 519–538. ACM Press (2005)
78. Chen, D., Cong, J., Pan, P.: FPGA Design Automation: A Survey. *Found. Trends Electron. Des. Autom.* **1**(3), 139–169 (2006)
79. Chu, M., Weaver, N., Sulimma, K., DeHon, A., Wawrzynek, J.: Object Oriented Circuit-Generators in Java. In: *Proc. of the 6th IEEE Symp. on FPGAs for Custom Computing Machines (FCCM'98)*, pp. 158–166. IEEE Computer Society Press, Los Alamitos, CA, USA (1998)
80. Clark, N., Kudlur, M., Park, H., Mahlke, S., Flautner, K.: Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization. In: *Proc. of the 37th IEEE/ACM Intl. Symp. on Microarchitecture (MICRO)*, pp. 30–40. IEEE Computer Society Press, Los Alamitos, CA, USA (2004)
81. Compton, K., Hauck, S.: Reconfigurable Computing: A Survey of Systems and Software. *ACM Comput. Surv.* **34**(2), 171–210 (2002)
82. Cormen, T., Leiserson, C., Rivest, R., Stein, C.: *Introduction to Algorithms*, 2nd edn. McGraw-Hill Publ. (2002)
83. Craven, S., Athanas, P.: Examining the Viability of FPGA Supercomputing. *EURASIP J. Embedded Systems* **2007**(1), 8 pages (2007)
84. Cronquist, D., Franklin, P., Berg, S., Ebeling, C.: Specifying and Compiling Applications for RaPiD. In: *Proc. of the 6th IEEE Symp. on FPGAs for Custom Computing Machines (FCCM'98)*, pp. 116–125. IEEE Computer Society Press, Los Alamitos, CA, USA (1998)
85. Cytron, R., Ferrante, J., Rosen, B., Wegman, M., Zadeck, F.: Efficiently Computing Static Single Assignment Form and the Control Dependence Graph. *ACM Trans. Program. Lang. Syst.* **13**(4), 451–490 (1991)
86. Dehnert, J., Hsu, P., Bratt, J.: Overlapped Loop Support in the Cydra 5. In: *Proc. of the 3rd Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS-III)*, pp. 26–38. ACM Press, New York, NY, USA (1989)
87. DeHon, A.: *Reconfigurable Architectures for General-Purpose Computing*. Ph.D. thesis, Massachusetts Institute of Technology, Cambridge, MA, USA (1996)
88. DeHon, A.: The Density Advantage of Configurable Computing. *Computer* **33**(4), 41–49 (2000)

89. DeHon, A.: Nanowire-Based Programmable Architectures. *ACM J. Emerging Technologies Comput. Systems (JETC)* **1**(2), 109–162 (2005)
90. DeHon, A., Hauck, S. (ed.): *Reconfigurable Computing: The Theory and Practice of FPGA-Based Computations*. Elsevier (2007)
91. DeHon, A., Huang, R., Wawrzynek, J.: Hardware-Assisted Fast Routing. In: *Proc. of the 10th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'02)*, p. 205. IEEE Computer Society Press, Los Alamitos, CA, USA (2002)
92. DeHon, A., Markovsky, Y., Caspi, E., Chua, M., Huang, R., Pozzi, S.P., Yeh, L., Wawrzynek, J.: Stream Computations Organized for Reconfigurable Execution. *Microprocessors and Microsystems* **30**(6), 334–354 (2006)
93. DeHon, A., Naeimi, H.: Seven Strategies for Tolerating Highly Defective Fabrication. *IEEE Design Test Computers* **22**(4), 306–315 (2005)
94. Diniz, P.: Evaluation of Code Generation Strategies for Scalar Replaced Codes in Fine-Grain Configurable Architectures. In: *Proc. of the 13th IEEE Symp. on FPGA for Custom Computing Machines (FCCM'05)*, pp. 73–82. IEEE Computer Society Press, Los Alamitos, CA, USA (2005)
95. Diniz, P., Govindu, G.: Design of a Field-Programmable Dual-Precision Floating-Point Arithmetic Unit. In: *Proc. of the 2006 Intl. Conf. on Field Programmable Logic and Applications (FPL'06)*, pp. 1–4. Madrid, Spain (2006)
96. Diniz, P., Hall, M., Park, J., So, B., Ziegler, H.: Automatic Mapping of C to FPGAs with the DEFAC TO Compilation and Synthesis System. *Microprocessors and Microsystems* **29**(2–3), 51–62 (2005)
97. Donev, G., Leeser, M., Tarafdar, S.: High Level Synthesis for Designing Custom Computing Hardware. In: *Proc. of 6th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'98)*, pp. 326–327. IEEE Computer Society Press, Los Alamitos, CA, USA (1998)
98. Doshi, G., Krishnaiyer, R., Muthukumar, K.: Optimizing Software Data Prefetches with Rotating Registers. In: *Proc. of the 2001 Intl. Conf. on Parallel Architectures and Compilation Techniques (PACT'01)*, pp. 257–267. IEEE Computer Society, Washington, DC, USA (2001)
99. Duncan, A., Hendry, D., Cray, P.: An Overview of the COBRA-ABS High Level Synthesis System for Multi-FPGA Systems. In: *Proc. of 6th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'98)*, pp. 106–115. IEEE Computer Society Press, Los Alamitos, CA, USA (1998)
100. Duncan, A., Hendry, D., Cray, P.: The COBRA-ABS High Level Synthesis System for Multi-FPGA Custom Computing Machines. *IEEE Trans. Very Large Scale Integration (VLSI) Systems* **9**(1), 218–223 (2001)
101. Ebeling, C., Cronquist, D., Franklin, P.: RaPiD – Reconfigurable Pipelined Data-path. In: *Proc. of the Intl. Workshop on Field Programmable Logic and Applications (FPL'95)*, pp. 126–135. *Lecture Notes in Computer Science (LNCS)*, vol. 1142, Springer-Verlag (1995)
102. Edwards, S.: High-Level Synthesis from the Synchronous Language Esterel. In: *Proc. of the Intl. Workshop on Logic and Synthesis (IWLS02)* (2002). New Orleans, Louisiana, USA, June 4–7, 2002, pp. 401–406
103. Elrad, T., Filman, R., Bader, A.: Aspect-Oriented Programming: Introduction. *Communications of the ACM* **44**(10), pp. 29–32 (2001)
104. Estrin, G.: Organization of Computer Systems – The Fixed Plus Variable Structure Computer. In: *Proc. of the Western Joint Computer Conference*, New York, USA, pp. 33–40 (1960)
105. Estrin, G., Bussell, B., Turn, R., Bibb, J.: Parallel Processing in a Restructurable Computer System. *IEEE Trans. Computers* **12**(6), 747–755 (1963)
106. Estrin, G., Turn, R.: Automatic Assignment of Computations in a Variable Structure Computer System. *IEEE Trans. Computers* **12**(6), 755–773 (1963)
107. Fekete, S., Kohler, E., Teich, J.: Optimal FPGA Module Placement with Temporal Precedence Constraints. In: *Proc. of the Conf. on Design Automation and Test in Europe (DATE'01)*, pp. 658–665. IEEE Press, Piscataway, NJ, USA (2001)

108. Fiduccia, C., Mattheyses, R.: A Linear-Time Heuristic for Improving Network Partitions. In: Proc. of the 19th ACM/IEEE Design Automation Conference (DAC'82), pp. 175–181. ACM Press, New York, NY, USA (1982)
109. Filman, R., Elrad, T., Clarke, S., Akşit, M. (eds.): Aspect-Oriented Software Development. Addison-Wesley Publ., Boston, MA, USA (2005)
110. Fisher, J., Faraboschi, P., Young, C.: Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools, 1st edn. Morgan Kaufmann, Inc. (2004)
111. Freeman, R.: Configurable Electrical Circuit Having Configurable Logic Elements and Configurable Interconnects. US Patent 4,870,302 (1989)
112. Frigo, J., Gokhale, M., Lavenier, D.: Evaluation of the Streams-C C-to-FPGA Compiler: An Applications Perspective. In: Proc. of the 9th ACM Intl. Symp. on Field-Programmable Gate Arrays (FPGA'01), pp. 134–140. ACM Press, New York, NY, USA (2001)
113. Fujii, T., Furuta, K., Motomura, M., Nomura, M., Mizuno, M., Anjo, K., Wakabayashi, K., Hirota, Y., Nakazawa, Y., Ito, H., Yamashina, M.: A Dynamically Reconfigurable Logic Engine with a Multi-Context/Multi-Mode Unified-Cell Architecture. In: Proc. of the IEEE Intl. Solid State Circuits Conf. (ISSCC'99), San Francisco, CA, USA, February 15–17, pp. 364–365 (1999)
114. Gajski, D., Dutt, N., Wu, A., Lin, S.: High-Level Synthesis, Introduction to Chip and System Design. Kluwer Academic Pub. (1992)
115. Gajski, D., Vahid, F., Narayan, S., Gong, J.: Specification and Design of Embedded Systems. Prentice-Hall, Inc., Upper Saddle River, NJ, USA (1994)
116. Galloway, D.: The Transmogripher C Hardware Description Language and Compiler for FPGAs. In: Proc. of the 3rd IEEE Workshop on FPGA for Custom Computing Machines (FCCM'95), pp. 136–144. IEEE Computer Society Press, Los Alamitos, CA, USA (1995)
117. Galuzzi, C., Bertels, K., Vassiliadis, S.: A Linear Complexity Algorithm for the Automatic Generation of Convex Multiple Input Multiple Output Instructions. In: Proc. of the 3rd Intl. Workshop on Applied Reconfigurable Computing (ARC'07), *Lecture Notes on Computer Science (LNCS)*, vol. 4419, pp. 130–141. Springer (2007)
118. Galuzzi, C., Panainte, E., Yankova, Y., Bertels, K., Vassiliadis, S.: Automatic Selection of Application-Specific Instruction-Set Extensions. In: Proc. of the 4th Intl. Conf. on Hardware/Software Codesign and System Synthesis (CODES'06/ISSS'06), pp. 160–165 (2006)
119. Ganesan, S., Vemuri, R.: An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement. In: Proc. of the Conf. on Design, Automation and Test in Europe (DATE'00), pp. 320–325. IEEE Press, Piscataway, NJ, USA (2000)
120. Girkar, M., Polychronopoulos, C.: Automatic Extraction of Functional Parallelism from Ordinary Programs. *IEEE Trans. Parallel Distributed Systems* **3**(2), 166–178 (1992)
121. Gokhale, M., Gomersall, E.: High-Level Compilation for Fine Grained FPGAs. In: Proc. of the 5th IEEE Symp. on FPGA for Custom Computing Machines (FCCM'97), pp. 165–173. IEEE Computer Society Press, Los Alamitos, CA, USA (1997)
122. Gokhale, M., Graham, P.: Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays, 1st edn. Springer (2006)
123. Gokhale, M., Holmes, W., Kopser, A., D. Kunze, D.L., Lucas, S., Minnich, R., Olsen, P.: SPLASH: A Reconfigurable Linear Logic Array. In: Proc. of the 1990 Intl. Conf. on Parallel Processing (ICPP'90), Urbana-Champaign, IL, USA, August, pp. 526–532 (1990)
124. Gokhale, M., Marks, A.: Automatic Synthesis of Parallel Programs Targeted to Dynamically Reconfigurable Logic Array. In: Proc. of the 5th Intl. Workshop on Field Programmable Logic and Applications (FPL'95), *Lecture Notes on Computer Science (LNCS)*, vol. 975, pp. 399–408. Springer-Verlag (1995)
125. Gokhale, M., Stone, J.: NAPA C: Compiling for a Hybrid RISC/FPGA Architecture. In: Proc. of the 6th IEEE Symp. on FPGAs for Custom Computing Machines (FCCM'98), pp. 126–135. IEEE Computer Society, Washington, DC, USA (1998)
126. Gokhale, M., Stone, J.: Automatic Allocation of Arrays to Memories in FPGA Processors with Multiple Memory Banks. In: Proc. of 7th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'99), pp. 63–69. IEEE Computer Society Press, Los Alamitos, CA, USA (1999)

127. Gokhale, M., Stone, J., Arnold, J., Kalinowski, M.: Stream-Oriented FPGA Computing in the Streams-C High Level Language. In: Proc. of the 8th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'00), pp. 49–56. IEEE Computer Society Press, Los Alamitos, CA, USA (2000)
128. Gokhale, M., Stone, J., Gomersall, E.: Co-synthesis to a Hybrid RISC/FPGA Architecture. *J. VLSI Signal Processing Systems Signal Image Video Technol.* **24**(2), 165–180 (2000)
129. Goldstein, S., Budiu, M.: The DIL Programming Language. Tech. Rep., Carnegie-Mellon University, Pittsburgh, PA, USA (1999)
130. Goldstein, S., Budiu, M., Mishra, M., Venkataramani, G.: Reconfigurable Computing and Electronic Nanotechnology. In: Proc. of the IEEE 14th Intl. Conf. on Application-Specific Systems, Architectures and Processors (ASAP 2003), pp. 132–143. The Hague, Netherlands (2003)
131. Goldstein, S., Schmit, H., Budiu, M., Cadambi, S., Moe, M., Taylor, R.: PipeRench: A Reconfigurable Architecture and Compiler. *Computer* **33**(4), 70–77 (2000)
132. Goldstein, S., Schmit, H., Moe, M., Budiu, M., Cadambi, S., Taylor, R., Laufer, R.: PipeRench: a Co/Processor for Streaming Multimedia Acceleration. In: Proc. of the 26th Annual Intl. Symp. on Computer Architecture (ISCA'99), pp. 28–39. ACM Press, New York, NY, USA (1999)
133. Gong, W., Wang, G., Kastner, R.: Storage Assignment During High-Level Synthesis for Configurable Architectures. In: Proc. of the 2005 IEEE/ACM Intl. Conf. on Computer-Aided Design (ICCAD'05), pp. 3–6. IEEE Computer Society Press, Los Alamitos, CA, USA (2005)
134. Gonzalez, R.: Xtensa™ – A configurable and Extensible Processor. *IEEE Micro* **20**(2), 60–70 (2000)
135. Gray, J., Kean, T.: Configurable Hardware: A New Paradigm for Computation. In: Proc. of the Decennial Caltech Conf. on VLSI on Advanced Research in VLSI, pp. 279–295. MIT Press, Cambridge, MA, USA (1989)
136. Guccione, S., Levi, D., Sundararajan, P.: Jbits: Java Based Interface for Reconfigurable Computing. In: Proc. of the Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD'0099), pp. 1–9, Laurel, Maryland, USA, September 28–30 (1999)
137. Guo, Z., Buyukkurt, B., Najjar, W.: Input Data Reuse in Compiling Window Operations onto Reconfigurable Hardware. In: Proc. 2004 ACM Symp. on Languages, Compilers and Tools for Embedded Systems (LCTES'04), pp. 249–256. ACM Press, New York, NY, USA (2004)
138. Guo, Z., Najjar, W.: A Compiler Intermediate Representation for Reconfigurable Fabrics. In: Proc. of the 16th Intl. Conf. on Field Programmable Logic and Applications (FPL'2006), pp. 741–744. IEEE Computer Society Press (2006)
139. Gupta, S., Kam, T., Kishinevsky, M., Rotem, S., Savoivu, N., Dutt, N., Gupta, R., Nicolau, A.: Coordinated Transformations for High-Level Synthesis of High Performance Microprocessor Blocks. In: Proc. of the 39th ACM/IEEE Design Automation Conference (DAC'02), p. 898. ACM Press, New York, NY, USA (2002)
140. Gupta, S., Savoivu, N., Kim, S., Dutt, N., Gupta, R., Nicolau, A.: Speculation Techniques for High Level Synthesis of Control Intensive Designs. In: Proc. of the 38th ACM/IEEE Design Automation Conference (DAC'01), pp. 269–272. ACM Press, New York, NY, USA (2001)
141. Haldar, M., Nayak, A., Choudhary, A., Banerjee, P.: A System for Synthesizing Optimized FPGA Hardware from Matlab. In: Proc. of the 2001 IEEE/ACM Intl. Conf. on Computer-Aided Design (ICCAD'01), pp. 314–319. IEEE Computer Society Press, Los Alamitos, CA, USA (2001)
142. Haldar, M., Nayak, A., Choudhary, A., Banerjee, P., Shenoy, N.: FPGA Hardware Synthesis From Matlab. In: Proc. of the 14th Intl. Conf. on VLSI Design (VLSID '01), pp. 299–304. IEEE Computer Society Press, Los Alamitos, CA, USA (2001)
143. Harrison, W.: Compiler Analysis of the Value Ranges for Variables. *IEEE Trans. Software Eng.* **3**(3), 243–250 (1977)
144. Hartenstein, R.: The Microprocessor is No More General Purpose: Why Future Reconfigurable Platforms Will Win. In: Proc of the Intl. Conf. on Innovative Systems in Silicon (ISIS'97), Austin, Texas, USA, October 8–10 (1997)



145. Hartenstein, R.: A Decade of Reconfigurable Computing: A Visionary Retrospective. In: Proc. of the Conf. on Design, Automation and Test in Europe (DATE'01), pp. 642–649. IEEE Press, Piscataway, NJ, USA (2001)
146. Hartenstein, R., Becker, J., Kress, R., Reinig, H.: High-Performance Computing Using a Reconfigurable Accelerator. *Concurrency: Practice and Experience* **8**, 429–443 (1996)
147. Hartenstein, R., Herz, M., Hoffmann, T., Nageldinger, U.: Generation of Design Suggestions for Coarse-Grain Reconfigurable Architectures. In: Proc. of the 10th Intl. Workshop on Field-Programmable Logic and Applications (FPL'00), *Lecture Notes on Computer Science (LNCS)*, vol. 1896, pp. 389–399. Springer-Verlag, London, UK (2000)
148. Hartenstein, R., Kress, R.: A Datapath Synthesis System for the Reconfigurable Datapath Architecture. In: Proc. of the 1995 Asia Pacific Design Automation Conference (ASP-DAC'95), Chiba, Japan, Aug. 29 – Sept. 1, pp. 479–484 (1995)
149. Hartenstein, R., Kress, R., Reinig, H.: A New FPGA Architecture for Word-Oriented Datapaths. In: Proc. of the 4th Intl. Workshop on Field-Programmable Logic and Applications (FPL'04), pp. 144–155. Springer-Verlag, London, UK (1994)
150. Hartley, R.: Optimization of Canonic Signed Digit Multipliers for Filter Design, IEEE International Symposium on Circuits and Systems, Singapore, June 11–14, 1991, pp. 1992–1995 (1991)
151. Hauck, S.: The Roles of FPGAs in Reprogrammable Systems. Proc. of the IEEE **86**(4), April 1998, 615–638 (1998)
152. S.Hauck, Fry, T., Hosler, M., Kao, J.: The Chimaera Reconfigurable Functional Unit. IEEE Trans. Very Large Scale Integr. Syst. **12**(2), 206–217 (2004)
153. Hauser, J., Wawrzynek, J.: Garp: A MIPS Processor with a Reconfigurable Coprocessor. In: Proc. of the 5th IEEE Symp. on FPGAs for Custom Computing Machines (FCCM'97), pp. 12–21. IEEE Computer Society Press, Los Alamitos, CA, USA (1997)
154. Hennesy, J., Patterson, D.: Computer Architecture: A Quantitative Approach, 3rd edn. Morgan Kaufmann Pub., Inc., San Francisco, CA, USA (2003)
155. Hoare, C.A.R.: Communicating Sequential Processes. Prentice-Hall, Inc. (1985)
156. Hormati, A., Clark, N., Mahlke, S.: Exploiting Narrow Accelerators with Data-Centric Sub-graph Mapping. In: Proc. of the Intl. Symp. on Code Generation and Optimization (CGO'07), pp. 341–353. IEEE Computer Society Press, Los Alamitos, CA, USA (2007)
157. Huang, R., Wawrzynek, J., DeHon, A.: Stochastic, Spatial Routing for Hypergraphs, Trees, and Meshes. In: Proc. of the 11th ACM Intl. Symp. on Field-Programmable Gate Arrays (FPGA'03), pp. 78–87. ACM Press, New York, NY, USA (2003)
158. IEEE Computer Society: IEEE 754 Standard for Binary Floating-Point Arithmetic (1985)
159. The impact research group. URL <http://www.crhc.uiuc.edu/Impact/>
160. Impulse Accelerated Technologies, I.: URL <http://www.impulsec.com>
161. Inoue, A., Tomiyama, H., Okuma, H., nd, H.K., Yasuura, H.: Language and Compiler for Optimizing Data-path Widths of Embedded Systems. IEICE Trans. Fundamentals **E81-A**(12), 2595–2604 (1998)
162. Institute of Electrical and Electronics Engineers (IEEE): 1076-2000 IEEE Standard VHDL Language Reference Manual (2000)
163. Institute of Electrical and Electronics Engineers (IEEE): 1364-2001 IEEE Standard Verilog Hardware Description Language (2001)
164. Iseli, C., Sanchez, E.: Spyder: A Reconfigurable VLIW Processor using FPGAs. In: Proc. of the IEEE Workshop. on FPGAs for Custom Computing Machines (FCCM'93), pp. 17–24. IEEE Computer Society Press, Los Alamitos, CA, USA (1993)
165. Jones, G., Goldsmith, M.: Programming in OCCAM<sup>®</sup>2. Prentice Hall, Englewood Cliffs, NJ, USA (1989)
166. Jones, M., Scharf, L., Scott, J., Twaddle, C., Yaconis, M., Yao, K., Athanas, P., Schott, B.: Implementing an API for Distributed Adaptive Computing Systems. In: Proc. of the 7th IEEE Symp. on FPGA for Custom Computing Machines (FCCM'00), pp. 222–230. IEEE Computer Society Press, Los Alamitos, CA, USA (1999)

167. de Jong, G., Verdonck, B., Wuytack, S., Cathoor, F.: Background Memory Management for Dynamic Data Structure Intensive Processing Systems. In: Proc. of the 1995 IEEE/ACM Intl. Conf. on Computer-Aided Design (ICCAD'95), pp. 515–520. IEEE Computer Society Press, Washington, DC, USA (1995)
168. Kastrop, B., Bink, A., Hoogerbrugge, J.: ConClSe: A Compiler-Driven CPLD-based Instruction Set Accelerator. In: Proc. of the 7th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'99), pp. 92–101. IEEE Computer Society, Washington, DC, USA (1999)
169. Kaul, M., Vemuri, R.: Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures. In: Proc. of the Conf. on Design, Automation and Test in Europe (DATE'98), pp. 389–396. IEEE Press, Piscataway, NJ, USA (1998)
170. Kaul, M., Vemuri, R.: Temporal Partitioning Combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs. In: Proc. of the Conf. on Design, Automation and Test in Europe (DATE'98), pp. 202–209. IEEE Press, Piscataway, NJ, USA (1998)
171. Kaul, M., Vemuri, R., Govindarajan, S., Ouais, I.: An Automated Temporal Partitioning and Loop Fission Approach for FPGA based Reconfigurable Synthesis of DSP Applications. In: Proc. of the 36th IEEE/ACM Design Automation Conference (DAC'99), pp. 616–622. ACM Press, New York, NY, USA (1999)
172. Kerkiz, N.: Development and Experimental Evaluation of Partitioning Algorithms for Adaptive Computing Systems. Ph.D. thesis, University of Tennessee, Knoxville, Tennessee, USA (2000)
173. Kernighan, B., Lin, S.: An Efficient Heuristic Procedure for Partitioning Graphs. *Bell Sys. Tech. J.* **49**, 291–308 (1970)
174. Kiczales, G., Lamping, J., Menhdhekar, A., Maeda, C., Lopes, C., Loingtier, J.M., Irwin, J.: Aspect-Oriented Programming. In: M. Akşit, S. Matsuoka (eds.) Proc. of the European Conference on Object-Oriented Programming (ECOOP'97), *Lecture Notes in Computer Science (LNCS)*, vol. 1241, pp. 220–242. Springer-Verlag, Berlin, Heidelberg, and New York (1997)
175. Kilts, S.: Advanced FPGA Design: Architecture, Implementation, and Optimization. Wiley-IEEE Press (2007)
176. Kirkpatrick, S., Gellat, C., Jr., M.V.: Optimization by Simulated Annealing. *Science* **220**(4598), 671–680 (1983)
177. Kobayashi, S., Kozuka, I., Tang, W., Landmann, D.: A Software/Hardware Codesigned Hands Free System on a Resizable Block-floating-point DSP. In: Proc. of the IEEE Intl. Conf. on Acoustics, Speech, and Signal Processing (ICASSP'04), Montreal, Canada, May, pp. 149–152 (2004)
178. Koren, I., Mendelsom, B., Peled, I., Silberman, G.M.: A Data-Driven VLSI Array for Arbitrary Algorithms. *Computer* **21**(10), 30–43 (1988)
179. Krupnova, H., Saucier, G.: A Data Reuse Based Compiler Optimization for FPGAs. In: Proc. of the 9th Intl. Conf. on Field Programmable Logic and Applications (FPL'99), *Lecture Notes on Computer Science (LNCS)*, vol. 1673, pp. 101–110. Springer-Verlag (1999)
180. Kulkarni, D., Najjar, W., Rinker, R., Kurdahi, F.: Compile-time Area Estimation for LUT-based FPGAs. *ACM Trans. Des. Autom. Electron. Syst.* **11**(1), 104–122 (2006)
181. Kung, S., Lo, S., Jean, S., Hwang, J.: Wavefront Array Processors-Concept to Implementation. *Computer* **20**(7), 18–33 (1987)
182. Kuzmanov, G., Gaydadjiev, G., Vassiliadis, S.: The MOLEN Media Processor: Design and Evaluation. In: Proc. of the Intl. Workshop on Application Specific Processors (WASP'05), New York, USA, September 22, pp. 26–33 (2005)
183. Lakshmikanthan, P., Govindarajan, S., Srinivasan, V., Vemuri, R.: Behavioral Partitioning with Synthesis for Multi-FPGA Architectures under Interconnect, Area, and Latency Constraints. In: Proc. of the 7th Reconfigurable Architectures Workshop (RAW'00), *Lecture Notes on Computer Science (LNCS)*, vol. 1800, pp. 924–931. Springer-Verlag (2000)
184. Lakshminarayana, G., Khouri, K., Jha, N.: Wavesched: A Novel Scheduling Technique for Control-Flow Intensive Designs. *IEEE Trans. Computer-Aided Design Integrated Circuits Syst.* **18**(5), 505–523 (1999)

185. Lam, M.: Software Pipelining: An Effective Scheduling Technique for VLIW Machines. In: Proc. of the 1988 ACM Conf. on Programming Language Design and Implementation (PLDI'88), pp. 318–328. ACM Press, New York, NY, USA (1988)
186. Lam, M., Wolf, M.: A Data Locality Optimizing Algorithm. In: Proc. of the ACM Conf. on Programming Language Design and Implementation (PLDI'91), pp. 30–44. ACM Press, New York, NY, USA (1991)
187. Lau, D., Pritchard, O., Molson, P.: Automated Generation of Hardware Accelerators with Direct Memory Access from ANSI/ISO Standard C Functions. In: Proc. of the 14th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'06), pp. 45–56. IEEE Computer Society, Washington, DC, USA (2006)
188. Lee, H., Sobelman, G.: FPGA-Based FIR Filters Using Digit-Serial Arithmetic. In: Proc. of IEEE Intl. ASIC Conference (ASIC'97), Portland, OR, USA, Sept. 7–10, pp. 225–228 (1997)
189. Lee, W., Barua, R., Frank, M., Srikrishna, D., Babb, J., Sarkar, V., Amarasinghe, S.: Space-Time Scheduling of Instruction-Level Parallelism on a RAW Machine. In: Proc. of the 8th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII), pp. 46–57. ACM Press, New York, NY, USA (1998)
190. Leong, M., Yeung, M., Yeung, C., Fu, C., Heng, P., Leong, P.: Automatic Floating to Fixed Point Translation and Its Application to Post-Rendering 3D Warping. In: Proc. of the 7th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'99), pp. 240–248. IEEE Computer Society Press, Los Alamitos, CA, USA (1999)
191. Lewis, D., van Ierssel, M., Rose, J., Chow, P.: The Transmogripher-2: a 1 million gate rapid-prototyping system. *IEEE Trans. Very Large Scale Integr. Syst.* **6**(2), 188–198 (1998)
192. Li, Y., Callahan, T., Darnell, E., Harr, R., Kurkure, U., Stockwood, J.: Hardware-Software Co-Design of Embedded Reconfigurable Architectures. In: Proc. of the 37th ACM/IEEE Design Automation Conference (DAC'00), pp. 507–512. ACM Press, New York, NY, USA (2000)
193. Lindholm, T., Yellin, F.: *The Java Virtual Machine Specification*. Prentice-Hall, Inc. (1996)
194. Ling, X., Amano, H.: WASMII: A Data Driven Computer on a Virtual Hardware. In: Proc. of the IEEE Workshop on FPGAs for Custom Computing Machines (FCCM'93), pp. 33–42. IEEE Computer Society Press, Los Alamitos, CA, USA (1993)
195. Ling, X., Amano, H.: WASMII: An MPLD with Data-driven Control on a Virtual Hardware. *J. Supercomputing* **9**(3), 253–276 (1995)
196. Liu, H., Wong, D.: Circuit Partitioning for Dynamically Reconfigurable FPGAs. In: Proc. of the 7th ACM Intl. Symp. on Field Programmable Gate Arrays (FPGA'99), pp. 187–194. ACM Press, New York, NY, USA (1999)
197. Luk, W., Wu, T.: Towards a Declarative Framework for Hardware-Software Codesign. In: Proc. of the 3rd Intl. Workshop on Hardware/software Co-design (CODES'94), pp. 181–188. IEEE Computer Society Press, Los Alamitos, CA, USA (1994)
198. Lynch, N., Merritt, M., Wehl, W., Fekete, A.: Atomic Transactions: In Concurrent and Distributed Systems. Morgan Kaufmann Pub., Inc., San Francisco, CA, USA (1993)
199. Magenheimer, D., Peters, L., Pettis, K., Zuras, D.: Integer Multiplication and Division on the HP Precision Architecture. *IEEE Trans. Comput.* **37**(8), 980–990 (1988)
200. Mahlke, S., Lin, D., Chen, W., Hank, R., Bringmann, R.: Effective Compiler Support for Predicated Execution Using the Hyperblock. In: Proc. of the 25th IEEE/ACM Intl. Symp. on Microarchitecture (MICRO), Portland, Oregon, USA, pp. 45–54, IEEE Computer Society Press, Los Alamitos, CA, USA (1992)
201. Markovskiy, Y., Caspi, E., Huang, R., Yeh, J., Chu, M., Wawrzynek, J., DeHon, A.: Analysis of Quasi-Static Scheduling Techniques in a Virtualized Reconfigurable Machine. In: Proc. of the 10th ACM Intl. Symp. on Field-Programmable Gate arrays (FPGA'02), pp. 196–205. ACM Press, New York, NY, USA (2002)
202. Maruyama, T., Hoshino, T.: A C to HDL Compiler for Pipeline Processing on FPGAs. In: Proc. of the 8th IEEE Symp. on FPGA for Custom Computing Machines (FCCM'00), pp. 101–110. IEEE Computer Society Press, Los Alamitos, CA, USA (2000)

203. MathStar, Inc.: URL <http://www.mathstar.com>
204. McCanny, J., McWhirter, J., Swartzlander, E.J., (eds.): *Systolic Array Processors*. Prentice-Hall, Inc., Upper Saddle River, NJ, USA (1989)
205. McKinley, K.S., Carr, S., Tseng, C.W.: Improving Data Locality with Loop Transformations. *ACM Trans. Prog. Lang. Syst.* **4**(18), 424–453 (1996)
206. Mei, B., Lambrechts, A., Verkest, D., Mignolet, J.Y., Lauwereins, R.: Architecture Exploration for a Reconfigurable Architecture Template. *IEEE Design Test Comput.* **22**(2), 90–101 (2005)
207. Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: DRESC: A Retargetable Compiler for Coarse-Grained Reconfigurable Architectures. In: *Proc. of the IEEE Intl. Conf. Field-Programmable Technology (FPT'02)*, pp. 166–173. IEEE Computer Society Press (2002)
208. Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix. In: *Proc. of the 13th Intl. Conf. on Field Programmable Logic and Application (FPL'03), Lecture Notes on Computer Science (LNCS)*, vol. 2778, pp. 61–70. Springer-Verlag (2003)
209. Mencer, O., Morf, M., Flynn, M.: PAM-Blox: High Performance FPGA Design for Adaptive Computing. In: *Proc. of the 6th IEEE Symp. on FPGAs for Custom Computing Machines (FCCM'98)*, pp. 167–174. IEEE Computer Society, Washington, DC, USA (1998)
210. Micheli, G.D.: *Synthesis and Optimization of Digital Circuits*. McGraw-Hill Pub. (1994)
211. Micheli, G.D., Benini, L.: *Networks on Chips*. Elsevier Science & Technology (2006)
212. Micheli, G.D., Ernst, R., Wolf, W. (eds.): *Readings in Hardware/Software Co-Design*. Kluwer Academic Pub., Norwell, MA, USA (2002)
213. Micheli, G.D., Gupta, R.: Hardware/Software Co-Design. *Proc. IEEE* **85**(3), 349–365 (1997)
214. Mick, J., Brick, J.: *Bit-Slice Microprocessor Design*. McGraw-Hill, Inc., New York, NY, USA (1980)
215. Miller, R., Cocker, J.: Configurable Computers: A New Class of General Purpose Machines. In: *Proc. of the Intl. Symp. on Theoretical Programming, Lecture Notes on Computer Science (LNCS)*, vol. 5, pp. 285–298. Springer-Verlag (1972)
216. Mirsky, E., DeHon, A.: MATRIX: A Reconfigurable Computing Device with Reconfigurable Instruction Deployable Resources. In: *Proc. of the 4th IEEE Symp. on FPGAs for Custom Computing Machines (FCCM'96)*, pp. 51–72. IEEE Computer Society Press, Los Alamitos, CA, USA (1996)
217. Mitronics, Inc.: URL <http://www.mitronics.com>
218. Miyamori, T., Olukotun, K.: A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications. In: *Proc. of the 6th IEEE Symp. on FPGAs for Custom Computing Machines (FCCM'98)*, pp. 2–11. IEEE Computer Society Press, Los Alamitos, CA, USA (1998)
219. Mo, F., Tabbara, A., Brayton, R.: A Force-Directed Macro-Cell Placer. In: *Proc. of the 2000 IEEE/ACM Intl. Conf. on Computer-Aided Design (ICCAD'00)*, pp. 177–181. IEEE Computer Society Press, Los Alamitos, CA, USA (2000)
220. Moll, L., Vuillemin, J., Boucard, P.: High-Energy Physics on DECPeRLe-1 Programmable Active Memory. In: *Proc. of the 3rd ACM Intl. Symp. on Field-Programmable Gate Arrays (FPGA'95)*, pp. 47–52. ACM Press, New York, NY, USA (1995)
221. Moore, G.: Cramming More Components onto Integrated Circuits. *Electronics* **38**(8) (1965)
222. Muehnick, S.: *Advanced Compiler Design and Implementation*. Morgan Kaufmann Pub., Inc., San Francisco, CA, USA (1997)
223. Nallatech, Inc.: URL <http://www.nallatech.com>
224. Nayak, A., Haldar, M., Choudhary, A., Banerjee, P.: Parallelization of Matlab Applications for a Multi-FPGA System. In: *Proc. of the 9th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM'01)*, pp. 1–9. IEEE Computer Society Press, Los Alamitos, CA, USA (2001)
225. Nayak, A., Haldar, M., Choudhary, A., Banerjee, P.: Precision and Error Analysis of Matlab Applications During Automated Hardware Synthesis for FPGAs. In: *Proc. of the Conf. on Design, Automation and Test in Europe (DATE'01)*, pp. 722–728. IEEE Press, Piscataway, NJ, USA (2001)

226. Nisbet, S., Guccione, S.: The XC6200DS Development System. In: Proc. of the 7th Intl. Workshop on Field-Programmable Logic and Applications (FPL'97), London, UK, September 1–3, 1997, *Lecture Notes on Computer Science (LNCS)*, vol. 1304, pp. 61–68. Springer-Verlag, Heidelberg, Germany (1997)
227. Ogawa, O., Takagi, K., Itoh, Y., Kimura, S., Watanabe, K.: Hardware Synthesis from C Programs with Estimation of Bit Length of Variables. *IEICE Trans. Fundam. Electron. Commun. Comput. Sci.* **E82-A**(11), 2338–2346 (1999)
228. Ogras, U., Marculescu, R., Lee, H., Choudhary, P., Marculescu, D., Kaufman, M., Nelson, P.: Challenges and Promising Results in NoC Prototyping Using FPGAs. *IEEE Micro* **27**(5), 86–95 (2007)
229. Ong, S.W., Kerkiz, N., Srijanto, B., Tan, C., Langston, M., Newport, D., Bouldin, D.: Automatic Mapping of Multiple Applications to Multiple Adaptive Computing Systems. In: Proc. of the 9th IEEE Intl. Symp. on Field-Programmable Custom Computing Machines (FCCM'01), pp. 10–20. IEEE Computer Society Press, Los Alamitos, CA, USA (2001)
230. Ouais, I., Govindarajan, S., Srinivasan, V., Kaul, M., Vemuri, R.: An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures. In: Proc. of the Reconfigurable Architectures Workshop (RAW'98), Springer, 1998, vol. 1388, Berlin/Heidelberg, pp. 31–36 (1998)
231. Ouais, I., Govindarajan, S., Srinivasan, V., Kaul, M., Vemuri, R.: A Unified Specification Model of Concurrency and Coordination for Synthesis from VHDL. In: Proc. of the Intl. Conf. on Information Systems Analysis and Synthesis (ISAS'98), Orlando, Florida, USA, pp. 771–778 (1998)
232. Ouais, I., Vemuri, R.: Efficient Resource Arbitration in Reconfigurable Computing Environments. In: Proc. of the Conf. on Design, Automation and Test in Europe (DATE'00), pp. 560–566. IEEE Press, Piscataway, NJ, USA (2000)
233. Ouais, I., Vemuri, R.: Hierarchical Memory Mapping During Synthesis in FPGA-Based Reconfigurable Computers. In: Proc. of the Conf. on Design, Automation and Test in Europe (DATE'01), pp. 650–657. IEEE Press, Piscataway, NJ, USA (2001)
234. PACT Technologies AG, Munich, Germany: XPP: The eXtreme Processor Platform. URL <http://www.pactxpp.com>
235. Page, I.: Constructing Hardware-Software Systems from a Single Description. *J. VLSI Signal Processing* **12**(1), 87–107 (1996)
236. Page, I., Luk, W.: Compiling Occam into Field-Programmable Gate Arrays. In: FPGAs, Oxford Workshop on Field Programmable Logic and Applications, pp. 271–283. Abingdon EE&CS Books, 15 Harcourt Way, Abingdon OX14 1NV, UK (1991)
237. Panainte, E., Bertels, K., Vassiliadis, S.: The MOLEN Compiler for Reconfigurable Processors. *ACM Trans. Embedded Comput. Syst. (TECS)* **6** (2007)
238. Pandey, A., Vemuri, R.: Combined Temporal Partitioning and Scheduling for Reconfigurable Architectures. In: Proc. SPIE Photonics East Conference, Reconfigurable Technology: FPGAs for Computing and Applications, pp. 93–103 (1999)
239. Parhi, K.: A Systematic Approach for Design of Digit-Serial Signal Processing Architectures. *IEEE Trans. Circuits Syst.* **38**(4), 358–375 (1991)
240. Park, H., Fan, K., Kudlur, M., Mahlke, S.: Modulo Graph Embedding: Mapping Applications onto Coarse-Grained Reconfigurable Architectures. In: Proc. of the 2006 Intl. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'06), pp. 136–146. ACM Press, New York, NY, USA (2006)
241. Park, J., Diniz, P.: Synthesis of Memory Access Controller for Streamed Data Applications for FPGA-based Computing Engines. In: Proc. of the 14th Intl. Symp. on Systems synthesis (ISSS'01), pp. 221–226. ACM Press, New York, NY, USA (2001)
242. Park, J., Diniz, P., Shayee, K.: Performance and Area Modeling of Complete FPGA Designs in the Presence of Loop Transformations. *IEEE Trans. Comput.* **53**(11), 1420–1435 (2004)
243. Pellerin, D., Thibault, S.: Practical FPGA Programming in C. Prentice-Hall, Inc. (2005)
244. Peterson, J., O'Connor, R., Athanas, P.: Scheduling and Partitioning ANSI-C Programs onto Multi-FPGA CCM Architectures. In: Proc. of the 4th IEEE Symp. on FPGA for Custom

- Computing Machines (FCCM'96), pp. 178–179. IEEE Computer Society Press, Los Alamitos, CA, USA (1996)
245. Pinter, S., Pinter, R.: Program Optimization and Parallelization Using Idioms. In: Proc. of the 18th ACM Symp. on Principles of Programming Languages (POPL'91), pp. 79–92. ACM Press, New York, NY, USA (1991)
  246. Pozzi, L., Atasu, K., Ienne, P.: Exact and Approximate Algorithms for the Extension of Embedded Processor Instruction Sets. *IEEE Trans. Computer-Aided Design Integrated Circuits Syst.* **25**(7), 1209–1229 (2006)
  247. Praun, C., Ceze, L., Cascaval, C.: Implicit Parallelism with Ordered Transaction. In: Proc. of the 2007 ACM Symp. on Principles and Practice of Parallel Programming (PPoPP'07). ACM Press, New York, NY, USA (2007)
  248. Purna, K., Bhatia, D.: Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers. *IEEE Trans. Comput.* **48**(6), 579–591 (1999)
  249. von Radetski, M.: Synthesis of Digital Circuits from Object-Oriented Specifications. Ph.D. thesis, Oldenburg University, Oldenburg, Germany (2000)
  250. Raimbault, F., Lavenier, D., Rubini, S., Pottier, B.: Fine Grain Parallelism on a MIMD Machine Using FPGAs. In: IEEE Workshop on FPGAs for Custom Computing Machines, pp. 2–8. IEEE Computer Society Press, Los Alamitos, CA, USA (1993)
  251. Rajan, J., Thomas, D.: Synthesis by Delayed Binding of Decisions. In: Proc. of the 22nd ACM/IEEE Design Automation Conference (DAC'85), pp. 367–373. ACM Press, New York, NY, USA (1985)
  252. Ralev, K., Bauer, P.: Realization of Block Floating Point Digital Filters and Application to Block Implementations. *IEEE Trans. Signal Processing* **47**(4), 1076–1086 (1999)
  253. Ramachandran, L., Narayan, S., Vahid, F., Gajski, D.: Synthesis of Functions and Procedures in Behavioral VHDL. In: Proc. of the 1993 European Design Automation Conference (EURO-DAC'93), pp. 560–565. IEEE Computer Society Press, Los Alamitos, CA, USA (1993)
  254. Ramanujam, J., Sadayappan, P.: Compile-Time Techniques for Data Distribution in Distributed Memory Machines. *IEEE Trans. Parallel Distrib. Syst.* **2**(4), 472–482 (1991)
  255. Rau, B.: Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops. In: Proc. of the 27th Intl. Symp. on Microarchitecture (MICRO), pp. 63–74. ACM Press, New York, NY, USA (1994)
  256. Rau, B.R., Fisher, J.A.: Instruction-Level Parallel Processing: History, Overview, and Perspective. *J. Supercomputing* **7**(1–2), 9–50 (1993)
  257. Razdan, R.: PRISC: Programmable Reduced Instruction Set Computers. Ph.D. thesis, Harvard University, Cambridge, MA, USA (1994)
  258. Razdan, R., Smith, M.: A High-Performance Microarchitecture with Hardware-Programmable Functional Units. In: Proc. of the 27th IEEE/ACM Intl. Symp. on Microarchitecture (MICRO), pp. 172–180. ACM Press, New York, NY, USA (1994)
  259. Reddi, S., Feustel, E.: A Restructurable Computer System. *IEEE Trans. Comput.* **27**(1), 1–20 (1978)
  260. Rinker, R., Carter, M., Patel, A., Chawathe, M., Ross, C., Hammes, J., Najjar, W., Böhm, W.: An Automated Process for Compiling Dataflow Graphs into Hardware. *IEEE Trans. Very Large Scale Integration (VLSI) Syst.* **9**(1), 130–139 (2001)
  261. Rivera, G., Tseng, C.W.: Data Transformations for Eliminating Conflict Misses. In: Proc. of the ACM Conf. on Programming Language Design and Implementation (PLDI'98), pp. 38–49. ACM Press, New York, NY, USA (1998)
  262. Robinett, W., Snider, G., Kuekes, P., Williams, R.: Computing with a Trillion Crummy Components. *Commun. of the ACM* **50**(9), 35–39 (2007)
  263. Rodrigues, R., Cardoso, J., Diniz, P.: A Data-Driven Approach for Pipelining Sequences of Data-Dependent Loops. In: Proc. of the 15th IEEE Symp. on FPGAs for Custom Computing Machines (FCCM'07), pp. 219–228. IEEE Computer Society Press, Los Alamitos, CA, USA (2007)

264. Rupp, C., Landguth, M., Garverick, T., Gomersall, E., Holt, H., Arnold, J., Gokhale, M.: The NAPA Adaptive Processing Architecture. In: Proc. of the 6th IEEE Symp. on FPGAs for Custom Computing Machines (FCCM'98), p. 28. IEEE Computer Society Press, Los Alamitos, CA, USA (1998)
265. Rusu, S., Sachdev, M., Svensson, C., Nauta, B.: Trends and Challenges in VLSI Technology Scaling Towards 100 nm. Tutorial, Proceedings of the ASPDAC 2002/VLSI Design 2002, Bangalore, India, Jan. 7–11, pp. 16–17 (2002)
266. Sait, S., Youssef, H.: VLSI Physical Design Automation. McGraw-Hill, Inc., New York, NY, USA (1994)
267. Salefski, B., Caglar, L.: Re-configurable Computing in Wireless. In: Proc. of the 38th ACM/IEEE Design Automation Conference (DAC'01), pp. 178–183. ACM Press, New York, NY, USA (2001)
268. Sanchis, L.A.: Multiple-Way Network Partitioning. *IEEE Trans. Comput.* **38**(1), 62–81 (1989)
269. Sankar, Y., Rose, J.: Trading Quality for Compile Time: Ultra-Fast Placement for FPGAs. In: Proc. of the 7th ACM Intl. Symp. on Field Programmable Gate Arrays (FPGA'99), pp. 157–166. ACM Press, New York, NY, USA (1999)
270. Sankaralingam, K., Nagarajan, R., McDonald, R., Desikan, R., Drolia, S., Govindan, M., Gratz, P., Gulati, D., Hanson, H., Kim, C., Liu, H., Ranganathan, N., Sethumadhavan, S., Sharif, S., Shivakumar, P., Keckler, S., Burger, D.: Distributed Microarchitectural Protocols in the TRIPS Prototype Processor. In: Proc. of the 39th IEEE/ACM Intl. Symp. on Microarchitecture (MICRO), pp. 480–491. IEEE Computer Society, Washington, DC, USA (2006)
271. dos Santos, L., Heijligers, M., van Eijk, C., van Eijndhoven, J., Jess, J.: A Code-Motion Pruning Technique for Global Scheduling. *ACM Trans. Design Automation Electronic Syst.* **5**(1), 1–38 (2000)
272. Schlansker, M., Rau, B.: EPIC: Explicitly Parallel Instruction Computing. *Computer* **33**(2), 37–45 (2000)
273. Schmit, H., Arnstein, L., Thomas, D., Lagnese, E.: Behavioral Synthesis for FPGA-based Computing. In: Proc. of the 2nd IEEE Workshop on FPGA for Custom Computing Machines (FCCM'94), pp. 125–132. IEEE Computer Society Press, Los Alamitos, CA, USA (1994)
274. Schmit, H., Levine, B., Ylvisaker, B.: Queue Machines: Hardware Compilation in Hardware. In: Proc. of the 10th IEEE Symp. on FPGA for Custom Computing Machines (FCCM'02), pp. 77–86. IEEE Computer Society Press (2002)
275. Schmit, H., Thomas, D.: Address Generation for Memories Containing Multiple Arrays. *IEEE Trans. Computer-Aided Design Integrated Circuits Syst.* **17**(5), 377–385 (1998)
276. Séméria, L., Sato, K., Micheli, G.D.: Synthesis of Hardware Models in C with Pointers and Complex Data Structures. *IEEE Trans. Very Large Scale Integration (VLSI) Syst.* **9**, 743–756 (2001)
277. Semiconductor Industry Association: International Technology Roadmap for Semiconductors (2001). URL <http://public.itrsits.net/Files/2001ITRS/.net/Files/2001ITRS/ExecSumExecSum.pdf>
278. Sharp, R., Mycroft, A.: A Higher-Level Language for Hardware Synthesis. In: Proc. of the 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME'01), pp. 228–243. Springer-Verlag, London, UK (2001)
279. Shirazi, N., Walters, A., Athanas, P.: Quantitative Analysis of Floating Point Arithmetic on FPGA-based Custom Computing Machines. In: Proc. of the 3rd IEEE Workshop on FPGAs for Custom Computing Machines (FCCM'95), p. 155. IEEE Computer Society Press, Los Alamitos, CA, USA (1995)
280. Sikha, E., Simpson, R.: The PowerPC<sup>®</sup> Architecture: A Specification for a New Family of RISC Processors. Morgan Kaufmann Pub., Inc., San Francisco, CA, USA (1994)
281. Singh, H.: Reconfigurable Architectures for Multimedia and Data-Parallel Application Domains. Ph.D. thesis, University of California, Irvine, Irvine, Calif., USA (2000)

282. Singh, H., Lee, M., Lu, G., Kurdahi, F., Bagherzadeh, N., Filho, E.: MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications. *IEEE Trans. Comput.* **49**(5), 465–481 (2000)
283. Smith, B.: A Pipelined, Shared Resource MIMD Computer. In: Proc. of the 1978 Intl. Conf. on Parallel Processing (ICPP'78), pp. 6–8. IEEE Computer Society Press, Los Alamitos, CA, USA (1978)
284. Smith, M.: Extending SUIF for Machine-dependent Optimizations. In: Proc. First SUIF Compiler Workshop, Stanford University, Stanford, CA, USA (1996)
285. Snider, G.: Performance-constrained Pipelining of Software Loops onto Reconfigurable Hardware. In: Proc. of the 10th ACM Intl. Symp. on Field-Programmable Gate Arrays (FPGA'02), pp. 177–186. ACM Press, New York, NY, USA (2002)
286. Snider, G., Williams, R.: Nano/CMOS Architectures Using a Field-Programmable Nanowire Interconnect. *Nanotechnology* **18**(3), 035204 (11pp) (2007)
287. Snider, G. Shackleford, B., Carter, R.: Attacking the Semantic Gap Between Application Programming Languages and Configurable Hardware. In: Proc. of the 9th ACM Intl. Symp. on Field-Programmable Gate Arrays (FPGA'01), pp. 115–124. ACM Press, New York, NY, USA (2001)
288. So, B., Diniz, P., Hall, M.: Using Estimates from Behavioral Synthesis Tools in Compiler-Directed Design Space Exploration. In: Proc. of the 40th ACM/IEEE Design Automation Conference (DAC'03). ACM Press, New York, N.Y, USA (2003)
289. So, B., Hall, M.: Increasing the Applicability of Scalar Replacement. In: Proc. of the Intl. Conf. on Compiler Construction, *Lecture Notes on Computer Science (LNCS)*, vol. 2985, pp. 185–201. Springer, Berlin/Heidelberg (2004)
290. So, B., Hall, M., Diniz, P.: A Compiler Approach to Fast Hardware Design Space Exploration in FPGA-based Systems. In: Proc. of the ACM Conf. on Programming Language Design and Implementation (PLDI'02), pp. 165–176. ACM Press, New York, NY, USA (2002)
291. So, B., Hall, M., Ziegler, H.: Custom Data Layout for Memory Parallelism. In: Proc. of the Intl. Symp. on Code Generation and Optimization (CGO'04), pp. 291–302. IEEE Computer Society Press, Los Alamitos, CA, USA (2004)
292. SRC Computers, Inc.: URL <http://www.srccomp.com>
293. Starbridge Systems, Inc.: URL <http://www.starbridgesystems.com>
294. Steele, R.: SRAM Based Cell for Programmable Logic Devices. US Patent 5,144,582 (1992)
295. Stefanovic, D., Matonosi, M.: On Availability of Bit-Narrow Operations in General-Purpose Applications. In: Proc. of the 10th Intl. Workshop on Field-Programmable Logic and Applications (FPL'00), *Lecture Notes on Computer Science (LNCS)*, vol. 1896, pp. 412–421. Springer-Verlag, London, UK (2000)
296. Stephenson, M., Babb, J., Amarasinghe, S.: Bidwidth Analysis with Application to Silicon Compilation. In: Proc. of the 2000 ACM Conf. on Programming Language Design and Implementation (PLDI'00), pp. 108–120. ACM Press, New York, NY, USA (2000)
297. Stretch, Inc.: URL <http://www.stretchinc.com>
298. Styles, H., Thomas, D., Luk, W.: Pipelining Designs with Loop-Carried Dependencies. In: Proc. of the 2004 IEEE Intl. Conf. on Field-Programmable Technology (FPT'04), pp. 255–262. IEEE Computer Society Press, Los Alamitos, CA, USA (2004)
299. Sutter, B., Mei, B., Bartic, A., Aa, T.V., Berekovic, M., Mignolet, J.Y., Croes, K., Coene, P., Cupac, M., Couvreur, A., Folens, A., Dupont, S., Thielen, B., Kanstein, A., Kim, H.S., Kim, S.: Hardware and a Tool Chain for ADRES. In: Proc. of the Intl. Workshop on Applied Reconfigurable Computing (ARC'06), *Lecture Notes on Computer Science (LNCS)*, vol. 3985, pp. 425–430. Springer, Berlin/Heidelberg (2006)
300. Synopsys, Inc.: CoCentric<sup>TM</sup> Fixed-Point Designer. URL [http://www.synopsys.com/%20products/cocentric\\_fixedpoint/cocentric\\_fixedpoint\\_ds.html](http://www.synopsys.com/%20products/cocentric_fixedpoint/cocentric_fixedpoint_ds.html)
301. Synplicity, Inc.: URL <http://www.synplicity.com>
302. Takayama, A., Shibata, Y., Iwai, K., Amano, H.: Dataflow Partitioning and Scheduling Algorithms for WASMII, a Virtual Hardware. In: Proc. of the 10th Intl. Conf. on Field Programmable Logic and Applications (FPL'01), *Lecture Notes on Computer Science (LNCS)*, vol. 2147, pp. 685–694. Springer, Heidelberg/New York (2000)



303. Taylor, M., Kim, J., Miller, J., Wentzlaff, D., Ghodrati, F., Greenwald, B., Hoffman, H., Johnson, P., Lee, J.W., Lee, W., Ma, A., Saraf, A., Seneski, M., Shnidman, N., Strumpfen, V., Frank, M., Amarasinghe, S., Agarwal, A.: The RAW Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs. *IEEE Micro* **22**(2), 25–35 (2002)
304. Teifel, J., Manohar, R.: Highly Pipelined Asynchronous FPGAs. In: Proc. of the 12th ACM Intl. Symp. on Field Programmable Gate Arrays (FPGA'04), pp. 133–142. ACM Press, New York, NY, USA (2004)
305. Tensilica, Inc.: URL <http://www.tensilica.com>
306. Tessier, R., Bursleson, W.: Reconfigurable Computing and Digital Signal Processing: A Survey. *J. VLSI Signal Processing* pp. 7–27 (2001)
307. The MathWorks, Inc.: URL <http://www.mathworks.com>
308. Todman, T., Constantinides, G., Wilton, S., Mencer, O., Luk, W., Cheung, P.: Reconfigurable Computing: Architectures and Design Methods. *IEE Proc. Comput. Digital Techniques* **152**(2), 193–207 (2005)
309. Trimberger, S.: Scheduling Designs into a Time-Multiplexed FPGA. In: Proc. of the 6th ACM Intl. Symp. on Field Programmable Gate Arrays (FPGA'98), pp. 153–160. ACM Press, New York, NY, USA (1998)
310. Tripp, J., Jackson, P., Hutchings, B.: Sea Cucumber: A Synthesizing Compiler for FPGAs. In: Proc. of the Intl. Conf. on Field Programmable Logic (FPL'02), *Lecture Notes in Computer Science (LNCS)*, vol. 2438, pp. 51–72. Springer, Heidelberg/New York (2002)
311. Tripp, J., Peterson, K., Ahrens, C., Poznanovic, J., Gokhale, M.: Trident: An FPGA Compiler Framework for Floating-Point Algorithms. In: Proc. of the Intl. Conf. on Field Programmable Logic and Applications (FPL'05), vol. 3203, pp. 317–322. IEEE (2005)
312. Triscend, Corp.: Triscend A7 CSoc Family. URL <http://www.triscend.com>
313. Vahid, F.: Procedure Exlining: a Transformation for Improved System and Behavioral Synthesis. In: Proc. of the 8th Intl. Symp. on System Synthesis (ISSS'95), pp. 84–89. ACM Press, New York, NY, USA (1995)
314. Vahid, F.: Functional Partitioning Improvements over Structural Partitioning for Packaging Constraints and Synthesis: Tool Performance. *ACM Trans. Design Automation Electronic Syst.* **3**(3), 181–208 (1998)
315. Vasilko, M., Ait-Boudaoud, D.: Architectural synthesis techniques for dynamically reconfigurable logic, Proc. of the 6th Intl. Workshop on Field-Programmable Logic (FPL'96), *Lecture Notes in Computer Science (LNCS)*, vol. 1142, pp. 290–296, Springer-Verlag, London, UK (1996)
316. Vassiliadis, S., Wong, S., Cotofana, S.D.: The MOLEN  $\rho\mu$  Processor. In: Proc. of the 11th International Conf. on Field-Programmable Logic and Applications (FPL'01), *Lecture Notes in Computer Science (LNCS)*, vol. 2147, pp. 275–285. Springer, Heidelberg/New York (2001)
317. Vassiliadis, S., Wong, S., Gaydadjiev, G., Bertels, K., Kuzmanov, G., Panainte, E.: The MOLEN Polymorphic Processor. *IEEE Trans. Comput.* **53**(11), 1363–1375 (2004)
318. Venkataramani, G., Najjar, W., Kurdahi, F., Bagherzadeh, N., Böhm, W., Hammes, J.: Automatic Compilation to a Coarse-Grained Reconfigurable System-On-Chip. *Trans. Embedded Computing Syst.* **2**(4), 560–589 (2003)
319. Waingold, E., Taylor, M., Srikrishna, D., Sarkar, V., Lee, W., Lee, V., Kim, J., Frank, M., Finch, P., Barua, R., Babb, J., Amarasinghe, S., Agarwal, A.: Baring It All to Software: RAW Machines. *Computer* **30**(9), 86–93 (1997)
320. Walker, R.A., Thomas, D.E.: A Model of Design Representation and Synthesis. In: Proc. of the 22nd ACM/IEEE Design Automation Conference (DAC'85), pp. 453–459. ACM Press, New York, NY, USA (1985)
321. Weinhardt, M.: Portable Pipeline Synthesis for FCCMs. In: Proc. of the 6th Intl. Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers (FPL'96), vol. 1142, pp. 1–13. Springer-Verlag, London, UK (1996)
322. Weinhardt, M., Luk, W.: Memory Access Optimisation for Reconfigurable Systems. *IEE Proc. Computers Digital Techniques* **148**(3) (2001)
323. Weinhardt, M., Luk, W.: Pipeline Vectorization. *IEEE Trans. Computer-Aided Design Integrated Circuits Syst.* **20**(2), 234–233 (2001)

324. Willems, M., Bürsgens, V., Keding, H., Grötter, T., Meyr, H.: System Level Fixed-Point Design Based on an Interpolative Approach. In: Proc. of the 34th ACM/IEEE Design Automation Conference (DAC'97), pp. 293–298. ACM Press, New York, NY, USA (1997)
325. Wilson, R., French, R., Wilson, C., Amarasinghe, S., Anderson, J., Tjiang, S., Liao, S.W., Tseng, C.W., Hall, M., Lam, M., Hennessy, J.: SUIF: an Infrastructure for Research on Parallelizing and Optimizing Compilers. SIGPLAN Not. **29**(12), 31–37 (1994). URL <http://suif.stanford.edu>
326. Wirth, N.: Hardware Compilation: Translating Programs into Circuits. IEEE Computer **31**(6), 25–31 (1998)
327. Wirthlin, M., Hutchings, B.: A Dynamic Instruction Set Computer. In: Proc. of the 3rd IEEE Workshop on FPGAs for Custom Computing Machines (FCCM'95), pp. 99–107. IEEE Computer Society Press, Los Alamitos, CA, USA (1995)
328. Wirthlin, M.J., Hutchings, B., Worth, C.: Synthesizing RTL Hardware from Java Byte Codes. In: Proc. of the 11th Intl. Conf. on Field-Programmable Logic and Applications (FPL'01), pp. 123–132. Springer-Verlag, London, UK (2001)
329. Wittig, R., Chow, P.: OneChip: An FPGA Processor with Reconfigurable Logic. In: Proc. of the 4th IEEE Symp. on FPGAs for Custom Computing Machines, pp. 126–135. IEEE Computer Society Press, Los Alamitos, CA, USA (1996)
330. Wo, D., Forward, K.: Compiling to the Gate Level for a Reconfigurable Coprocessor. In: Proc. of the 2nd IEEE Workshop on FPGA for Custom Computing Machines (FCCM'94), pp. 147–154. IEEE Computer Society Press, Los Alamitos, CA, USA (1994)
331. Wolfe, A., Shen, P.: Flexible Processors: A Promising Application-Specific Processor Design Approach. In: Proc. of the 21st Workshop on Microprogramming and Microarchitecture (MICRO), pp. 30–39. IEEE Computer Society Press, Los Alamitos, CA, USA (1988)
332. Wolfe, M.: High Performance Compilers for Parallel Computing. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA (1996)
333. Wolinski, C., Gokhale, M., McCabe, K.: A Polymorphous Computing Fabric. IEEE Micro **22**(5), 56–68 (2002)
334. Wong, D., Leong, H., Liu, C.: Simulated Annealing for VLSI Design. Kluwer Academic Pub., Norwell, MA, USA (1988)
335. Wrighton, M., DeHon, A.: Hardware-assisted Simulated Annealing with Application for Fast FPGA Placement. In: Proc. of the 11th ACM Intl. Symp. on Field Programmable Gate Arrays (FPGA'03), pp. 33–42. ACM Press, New York, NY, USA (2003)
336. Wu, P., Michael, M., Praun, C., Nakaïke, T., Bordawekar, R., Cain, H., Cascaval, C., Chatterjee, S., Chiras, S., Hou, R., Mergen, M., Shen, X., Spear, M., Wang, H., Wang, K.: Compiler and Runtime Techniques for Software Transactional Memory Optimization. Concurrency and Computation: Practice and Experience (Special Issue devoted to the 13th Intl. Workshop on Compilers for Parallel Computing (CPC'07)) **20**(1) (2008)
337. Wuytack, S., Catthoor, F., de Jong, G., Man, H.D.: Minimizing the Required Memory Bandwidth in VLSI System Realizations. IEEE Trans. VLSI Syst. **7**(4), 433–441 (1999)
338. Xilinx, Corp.: URL <http://www.xilinx.com>
339. Xilinx, Corp.: Forge compiler. URL <http://www.lavalogic.com>
340. Xilinx Corp.: Virtex-II Pro™ and Virtex-II Pro X™ Platform FPGAs: Complete Data Sheet (2007). URL <http://www.xilinx.com>
341. Xilinx, Inc.: XC6200 Field Programmable Gate Arrays (1997)
342. Xilinx, Inc.: Virtex-5™ 1.5V, Field-Programmable Gate Arrays (v1.7) – Advance Product Specification (2001). URL <http://www.xilinx.com>
343. Xilinx, Inc.: Virtex-II™ 1.5v, Field-Programmable Gate Arrays (v1.7) – Advance Product Specification (2001). URL <http://www.xilinx.com>
344. Xilinx, Inc.: PowerPC® 405 Processor Block Reference Guide (2005). URL <http://www.xilinx.com>
345. Xilinx, Inc.: MicroBlaze® Processor Reference Guide (2007). URL <http://www.xilinx.com>

346. Yankova, Y., Kuzmanov, G., Bertels, K., Gaydadjiev, G., Lu, Y., Vassiliadis, S.: DWARV: Delft Workbench Automated Reconfigurable VHDL Generator. In: Proc. of the 17th Intl. Conf. on Field Programmable Logic and Applications (FPL'07), pp. 697–701. Amsterdam, The Netherlands, August 27–29 (2007)
347. Ye, Z., Shenoy, N., Banejee, P.: A C Compiler for a Processor with a Reconfigurable Functional Unit. In: Proc. of the 8th Intl. Symp. on Field Programmable Gate Arrays (FPGA'00), pp. 95–100. ACM Press, New York, NY, USA (2000)
348. Ye, Z.A., Moshovos, A., Hauck, S., Banerjee, P.: Chimaera: A High-Performance Architecture with a Tightly-Coupled Reconfigurable Functional Unit. In: Proc. of the 27th Annual Intl. Symp. on Computer Architecture (ISCA'00), pp. 225–235. ACM Press, New York, NY, USA (2000)
349. Young, M., Argiro, D., Kubica, S.: Cantata<sup>®</sup>: Visual Programming Environment for the Khoros System. *Comput. Graphics* **29**(2), 22–26 (1995)
350. Zhang, X., Ng, K.: A Review of High-Level Synthesis for Dynamically Reconfigurable FPGAs. *Microprocessors Microsystems* **24**(1), 199–211 (2000)
351. Ziegler, H., Hall, M., Diniz, P.: Compiler-Generated Communication for Pipelined FPGA Applications. In: Proc. of the 40th ACM/IEEE Design Automation Conference (DAC'03), pp. 610–615. ACM Press, New York, NY, USA (2003)
352. Ziegler, H., Malusare, P., Diniz, P.: Array Replication to Increase Parallelism in Applications Mapped to Configurable Architectures. In: Proc. of the 18th Intl. Workshop on Languages and Compilers for Parallel Computing (LCPC'05), *Lecture Notes on Computer Science (LNCS)*, vol. 4339, pp. 63–72. Springer, Heidelberg/New York (2005)
353. Ziegler, H., So, B., Hall, M., Diniz, P.: Coarse-Grain Pipelining on Multiple FPGA Architectures. In: Proc. of the 10th IEEE Symp. on FPGA for Custom Computing Machines (FCCM'02), pp. 77–86. IEEE Computer Society Press, Los Alamitos, CA, USA (2002)

# List of Acronyms

ADRES	Architecture for dynamically reconfigurable embedded systems
ALAP	As late as possible
ALU	Arithmetic-logic unit
AOP	Aspect oriented programming
API	Application programming interface
ASAP	As soon as possible
ASIC	Application-specific integrated circuit
ASIP	Application-specific instruction processor
AST	Abstract syntax tree
CCM	Custom computing machine
CDFG	Control/data flow graph
CDG	Control dependence graph
CFG	Control-flow graph
CISC	Complex instruction-set computer
CLB	Configurable logic block
CPLD	Complex programmable logic Devices
CPU	Central processing unit
CSD	Common signed digit
CSP	Communicating sequential processes
DAG	Directed acyclic graph
DDG	Data dependence graph
DFG	Data flow graph
DIL	Dataflow intermediate language
DISC	Dynamic instruction set computer
DRESC	Dynamically reconfigurable embedded system compiler
DRLE	Dynamically reconfigurable logic engine
DSE	Design space exploration
DSL	Domain specific language
DSP	Digital signal processor
EDIF	Electronic design interchange format
EPIC	Explicitly parallel instruction computing

FCCM	Field-custom computing machine
FDCT	Fast discrete cosine transform
FFT	Fast Fourier transform
FIFO	First in first out
FPAA	Field-programmable ALU arrays
FPGA	Field-programmable gate arrays
FSM	Finite-state machine
FSMD	Finite-state machine with data-path
FU	Functional unit
GPP	General purpose processor
HDL	Hardware description language
HLS	High-level synthesis
HPDGD	Hierarchical program dependence graph
HTG	Hierarchical task graphs
IEEE	Institute of electrical and electronic engineers
ILP	Instruction level parallelism
IP	Intellectual property
IR	Intermediate representation
ISA	Instruction set architecture
I/O	Input/output
JIT	Just in time
JVM	Java virtual machine
LSB	Least significant bit/byte
LARA	LAngeage for Reconfigurable Architectures
LUT	Look-up table
MARGE	Malleable architecture generator
MSB	Most significant bit/byte
P&R	Placement and routing
PE	Processing element
PLD	Programmable logic device
PRISC	Programmable reduced instruction set computers
RAM	Random-access memory
ROM	Read-only memory
rDPA	re-configurable data-path architecture
REMARC	Reconfigurable multimedia array coprocessor
RFU	Reconfigurable functional unit
RISC	Reduced instruction-set computer
RPU	Reconfigurable processing unit
RTL	Register transfer level
SIMD	Single instruction multiple data
SRAM	Static random-access memory
SSA	Static single assignment
STG	State transition graph

TDF	Task description format
VHDL	VHSIC (very high speed integrated circuit) hardware description language
VLIW	Very-long instruction width
VLSI	Very large scale integration

# Index

## A

Abstract-machines compiler, 161–162  
Abstract-Syntax-Tree, 52  
ADRES. *See* Architecture for Dynamically Reconfigurable Embedded Systems  
ALU. *See* Arithmetic Logic Unit  
Application Programming Interfaces (APIs), 38, 61  
Application-specific instruction-set processors, 182  
Application-Specific Integrated Circuit, 2  
Architecture for Dynamically Reconfigurable Embedded Systems, 16, 17  
Arithmetic Logic Unit, 8  
Array mapping approaches, 148  
ASIC. *See* Application-Specific Integrated Circuit  
ASIPs. *See* Application-specific instruction-set processors  
Aspect-Oriented programming technique, 187, 188  
AST. *See* Abstract-Syntax-Tree  
Augmenting imperative languages, 178

## B

Backward propagation, 70  
Bit reversing, 74–75  
Bit-level operation specialization, 78–79  
Bit-level transformations

- bit-level optimizations
  - bit-value results, 74
  - definition, 72
  - of compiler, 73
- bit-width narrowing

- bit-width propagation, 70–71
  - in loop control variables, 68
  - static, 71–72
- by nonstandard floating-point formats, 77
- floating-point to fixed-point conversion, 76–77

Bit-width analysis

- based on
  - dynamic run-time techniques, 70
  - run-time profiling, 69
- by DeepC silicon compiler, 158
- of variables, 68–69
- static, 70

BitValue analysis, 70

Block floating-point formats. *See* Nonstandard floating-point formats

## C

C programming language

- COBRA-ABS tool, 158
- SPC compiler for, 157

Cameron compiler, 160

Canonical Signed Digit representation, 79–80

CCA. *See* Configurable Compute Accelerator

CDG. *See* Control-dependence graph

CLBs. *See* Configurable-Logic-Blocks

Coarse-grained pipelining

- concurrency, 144
- fine-grained synchronization scheme, 144–145

Coarse-grained reconfigurable architectures, 14–16

- applicability of compilation techniques to, 106

- Coarse-grained reconfigurable architectures
    - (*Continued*)
    - bit reversal, 74–75
    - compiler
      - CoDe-X compiler, 165–166
      - data-flow intermediate language (DIL) compiler, 164
      - DRESC compiler (*see* Dynamically reconfigurable embedded system compiler)
      - RaPiD-C compiler (*see* RaPiD-C compiler)
      - XPP-VC compiler (*see* XPP-VC compiler)
    - FU sharing, 131
    - loop tiling, 91, 92
    - module generation techniques, 152
    - scaling operations, 77
  - Code motion
    - code hoisting and sinking, 84–85
    - in context of loops, 85–86
    - loop invariant, 86
  - Code transformations. *See* Bit-level transformations; Data-oriented transformations; Function-oriented transformations; Instruction-level transformations; Loop-level transformations
  - Communicating sequential processes, 61, 159, 161
  - Compiler. *See also* FPGA-based systems
    - bit-level optimizations, 73–74
    - for reconfigurable architectures
    - coarse-grained pipelining of, 144
    - function inlining and outlining
      - concurrency and resource sharing, balance between, 103–104
    - inner loop pipelining, 142
    - multiple data-path elements, 156, 165
    - scheduling algorithms, 151
    - software pipelining implementation, 143
    - temporal partitioning using loop distribution, 122–123
  - Compiler intermediate representation for reconfigurable computing (CIRRF), 163
  - Compiler techniques
    - for bit-width and type inference analyses, 69
    - for mapping of array data to memories
      - array mapping approaches, 148
      - memory bank disambiguation, 146–147
  - Configurable Compute Accelerator, 133, 134
  - Configurable-Logic-Blocks, 12, 65
  - Control Units, 9
  - Control-dependence graph, 63
  - CSD representation. *See* Canonical Signed Digit representation
  - CSP. *See* Communicating sequential processes
  - CUs. *See* Control Units
  - Custom computing machines, 2
- ## D
- Data strip-mining, 101
  - Data-dependence graph, 63
  - Data-Flow Graphs, 52
    - and DFG Builder, 164
    - and DIL compiler, 164–165
    - and SSA representation, 129
    - bit-width propagation, 71
    - for partitioning, 118
    - for THR, 83
    - hardware implementation for pipelined execution, 140–141
    - ILP, 110
    - without code hoisting, 85
  - Data-layout transformation, 100–101
  - Data-oriented transformations
    - and mapping, 55–58
    - data distribution, 95
    - data replication, 96
    - data reuse, 96–97
    - data-layout, reorganization of, 100–101
    - data-permutation, 101
    - scalar expansion, 99–100
    - scalar replacement
      - in RAM, 99
      - in registers, 97–99
  - Data-path synthesis tool, 166
  - DDG. *See* Data-dependence graph
  - Delft Workbench Automated Reconfigurable VHDL (DWARV) compiler, 163–164
  - Design Environment for Adaptive Computing Technology compiler, 159
  - Design-space exploration, 65
    - techniques for solving, 122, 183–184
  - DFGs. *See* Data-Flow Graphs
  - Digital signal processing, 12
  - DISC. *See* Dynamic Instruction Set Computer
  - Distributive transformation, 80–81
  - Domain-specific languages, 178–179, 181
  - DPSS. *See* Data-path synthesis tool
  - DSE. *See* Design-space exploration
  - DSP. *See* Digital signal processing
  - Dynamic Instruction Set Computer, 11
  - Dynamic run-time approach, 70
  - Dynamically reconfigurable embedded system compiler (DRESC), 166–167



**E**

Electronic design interchange format (EDIF), 161

**F**

Fast Fourier transform, 2  
 Fast prototyping and emulation systems, 2  
 FCCM. *See* Field-Programmable Custom Computing Machines  
 FFT. *See* Fast Fourier transform  
 Field-Programmable ALU Arrays, 11  
 Field-Programmable Custom Computing Machines, 8  
 Field-Programmable Logic and Applications, 8  
 Field-programmable-gate-arrays, 1, 8, 155. *See also* FPGA-based systems  
 Fine-grained reconfigurable architectures, 12–13  
   applicability of compilation techniques to, 106  
   FU sharing, 131  
   loop tiling for, 91, 92  
   module generation techniques, 151–152  
   shift operation, 77  
 Fine-grained synchronization scheme, 144–145  
 Finite-state machine, 9, 156  
   for control unit, 43–44  
 Fixed-point and floating-point data representation, 75  
 Floating-point to fixed-point conversion, 76  
 Fortran language, DEFACTO compiler for, 159  
 FPAs. *See* Field-Programmable ALU Arrays  
 FPGA-based systems  
   compilers for (*see also* MATCH Compiler)  
     A C to fine-grained pipelining compiler, 158  
     abstract-machines compiler (*see* Abstract-machines compiler)  
     Cameron compiler (*see* Cameron compiler)  
     CHAMPION software design environment, 162  
     COBRA-ABS tool, 158–159  
     DeepC silicon compiler, 158  
     DEFACTO compiler (*see* Design Environment for Adaptive Computing Technology compiler)

DWARV compiler (*see* Delft Workbench Automated Reconfigurable VHDL)  
 Galadriel compiler, 161  
 MATCH compiler (*see* MATCH Compiler)  
 Nyena compiler, 161  
 ROCCC compiler (*see* Riverside optimizing compiler for configurable computing compiler)  
 Sea cucumber (SC) compiler (*see* Sea Cucumber (SC) compiler)  
 SPARCS tool (*see* Synthesis and partitioning for adaptive reconfigurable computing systems tool)  
 SPC compiler (*see* SUIF Pipeline Compiler (SPC))  
 Streams-C compiler (*see* Streams-C compiler)  
 FPGAs. *See* Field-programmable-gate-arrays  
 FPL. *See* Field-Programmable Logic and Applications  
 FSM. *See* Finite-state machine  
 FU merging technique. *See* RaPiD-C compiler  
 Function-oriented transformations  
   function inlining, 101  
     and noninlined hardware implementation, 102–103  
   function outlining, 101  
     applications of, 103  
     recursive functions, 105  
 Functional unit (FU), 1, 8  
   ALU operation of, 24  
   data-path, 1  
   mapping of operations to, 129–130  
   merging of, 165  
   sharing, 131–133  
   with 2-input LUT, 12

**G**

Galadriel compiler, for Java bytecodes translation, 161  
 Garp architecture, 18  
 General purpose processor (GPP), 1, 21, 33, 156, 182  
 CoDe-X compiler, 165

**H**

Handel-C compiler, 156  
 Hardware compilation  
   and high-level synthesis, 39–40

Hardware compilation (*Continued*)  
 customized, 41–45  
 for coarse-grained reconfigurable architectures, 48–49  
 generic, 40–41  
 placement and routing, 49–50  
 Register-Transfer-Level/logic synthesis, 45–47  
 coarse-grained reconfigurable architecture, 156–157

Hardware execution techniques, 110  
 instruction-level parallelism  
 loop unrolling and, 111–112  
 nonhomogeneous execution units, 110–111  
 multitasking, 116  
 and access to shared resources, 117–118  
 coarse-grained, 117  
 partitioning, 118  
 predication and if-conversion, 114–116  
 hardware implementations for, 117  
 speculative execution  
 concurrent evaluation, 112–113  
 memory access, 113

Hardware retiming, 137

Height reduction, 80. *See also* Tree-height reduction

Hierarchical Task Graph, 63

High-level programming constructs, mapping of  
 data selection constructs, 130–131  
 FU resource sharing, 131–132  
 operations to FUs, 129–130  
 reconfigurable function units, 132–134  
 scalar variables to registers, 127  
 SSA representation approach, 129  
 syntax-oriented hardware compilation, 128

High-level synthesis, 4, 39–40  
 customized, 41–45  
 for coarse-grained reconfigurable architectures, 48–49  
 generic, 40–41  
 placement and routing, 49–50  
 register-transfer-level/logic synthesis, 45–47  
 scheduling and temporal partitioning, 121  
 tools, 156

High-performance computing, 2

History-based and Learning based techniques, 187

HLS. *See* High-level synthesis

HTG. *See* Hierarchical Task Graph

Hybrid reconfigurable architectures, 16–18  
 compilers for

Chimaera-C compiler, 167  
 Garp and Nimble C compiler, 168  
 NAPA-C compiler (*see* NAPA-C compiler)

## I

Impulse-C, for targeting FPGA, 156

Input/Output Buffers, 9

Instruction-level parallelism (ILP)  
 abstract-machines compiler, 161  
 loop unrolling and, 111–112  
 nonhomogeneous execution units, 110–111

Instruction-level transformations  
 algebraic transformations, 77–78  
 code motion (*see* Code motion)  
 height reduction (*see* Height reduction)  
 operator strength reduction (*see* Operator strength reduction)

Instruction-set architectures, 33, 179

Integer linear programming approach  
 inference of on-chip memories, for, 148  
 temporal partitioning, for, 121

Interconnection resources, 9, 30

Intermediate representation, 58, 181–182

IOBs. *See* Input/Output Buffers

IR. *See* Intermediate representation

IRs. *See* Interconnection resources

ISA. *See* Instruction-set architectures

## J

Java thread model, 161

Just-In-Time (JIT), 186

## L

Language for Reconfigurable Architectures (LARA), 187–188

Latency-hiding techniques, 145–146

Look-up table, 12

Loop dissevering, 122–123

Loop invariant code motion, 85–86

Loop pipelining  
 for hardware, 139  
 in reconfigurable architectures, 184–185  
 innermost loops  
 nonpipelined hardware implementation for, 142–143  
 pipeline vectorization, based on, 140  
 software pipelining, based on, 141–142  
 schemes, comparison of, 143

Loop strip-mining, 94  
 definition of, 90  
 hardware implementation, 92–93  
 source code, to, 91–92

Loop-level transformations  
 loop merging and loop distribution, 94  
 scalar expansion and, 99–100  
 loop tiling, 94  
 loop strip-mining (*see* Loop strip-mining)  
 matrix multiplication, 90, 92  
 nested loops, 90  
 loop unrolling  
 data availability requirements, 88  
 hardware implementations, 91  
 instruction-level parallelism, 87, 89–90,  
 111–112

LUT. *See* Look-up table

## M

Malleable architecture generator (MARGE)  
 tool, 159–160. *See also* Streams-C  
 compiler

Mapped occam program, 156

Mask operation, 70

MATCH compiler, 160

MATLAB, in reconfigurable computing, 3, 62

Memory accesses  
 array mapping approaches for, 148  
 memory bank disambiguation, 146–147  
 techniques improving, 148  
 data packing/unpacking, 149–150  
 pipelining, 148

Memory Elements, 9

Memory mapping optimizations, 185

MEMs. *See* Memory Elements

MIMO (Multiple-Input, Multiple-Output)  
 region, 134

MISO (Multiple-Input, Single-Output) region,  
 134

Module generation techniques, 151–152

Modulo graph embedding and modulo  
 scheduling technique, 50

Molen polymorphic processor system, 23–24

MorphoSys architecture, 18

Multiple computing engines, mapping of, 182

Multiplexer merging technique. *See* RaPiD-C  
 compiler

Multitasking, 116  
 and access to shared resources, 117–118  
 coarse-grained, 117

## N

NAPA-C compiler  
 C program mapping, 168  
 malleable architecture generator (MARGE)  
 use by, 169  
 stream-C language, 168

Nenya compiler, 161

Network-on-a-Chip (NoC), 10

Nonstandard floating-point formats, 77

## O

Operator strength reduction (OSR)  
 bit manipulation operations, 78  
 on integer multiplications by constants,  
 79–80

## P

P&R. *See* Place and routing

Packing and unpacking of data items  
 5-bit array elements, 149–150  
 and memory access, 149

Partitioning, 118  
 spatial (*see* Spatial partitioning)  
 temporal (*see* Temporal partitioning)

Peripheral Controller Interface (PCI), 22

PEs. *See* Processing elements

Pipeline vectorization, 140, 157

Pipelined execution. *See* Pipelining

Pipelining, 134  
 coarse-grained (*see* Coarse-grained  
 pipelining)  
 configuration, 145–146  
 data-path, 136–137  
 hardware retiming, 137  
 latency models for multiplier, 135–136  
 of memory accesses, 138–139, 149

PipeRench reconfigurable architecture, 15, 16

Place and routing, 9, 19, 49–50

PLDs, 155

Prefetching techniques, 145

Processing elements, 33

## R

Range propagation analysis, 71

Rapid prototyping, 156

RaPiD reconfigurable architecture, 15

- RaPiD-C compiler
    - during compilation, 165
    - space-loop notion, 165
  - RAW Machine architecture, 18
  - rDPA. *See* Reconfigurable Data-Path Array architecture
  - Reconfigurable architectures, 1, 4–5
    - and nanotechnology, 189
    - back-end support
      - allocation, scheduling, and binding, 150–151
      - mapping, placement, and routing, 153
      - module generation, 151–152
    - challenges of, 191–192
    - characteristics features of, 8–10
    - coarse-grained (*see* Coarse-grained reconfigurable architectures)
    - compilation process
      - research for, 181–187
      - solving challenges of, 187–188
    - computational and execution models, 29–31
    - computing domains of, 2–3
    - development of
      - high-level programming tool, 178–179
      - performance portability, approaches for solving, 180
      - program portability and legacy code migration, 179–180
    - dynamic reconfiguration of, 24–28
    - fine-grained (*see* Fine-grained reconfigurable architectures)
    - granularity, 10–11
      - and mapping, 19–20
      - coarse-grained reconfigurable architectures, 14–16
      - finer-grained reconfigurable architectures, 12–13
      - hybrid reconfigurable architectures, 16–18
    - hardware compilation and high-level synthesis, 39–40
      - customized high-level synthesis, 41–45
      - generic high-level synthesis, 40–41
      - high-level compilation for coarse-grained reconfigurable architectures, 48–49
      - placement and routing, 49–50
      - Register-Transfer-Level/logic synthesis, 45–47
    - hardware execution techniques (*see* Hardware execution techniques)
    - input and output data bandwidth, 31
    - interconnection topologies, 20–21
    - limitations of, 3–4
    - origin of, 7–8
    - pipelined execution enabled by (*see* Pipelining)
    - system-level integration, 21–24
  - Reconfigurable Data-Path Array architecture, 14
  - Reconfigurable functional units, 22, 132
    - mapping computation to, 133–134
  - Reconfigurable processing unit, 4, 8, 33
    - computation operations, 153
    - focus on low-level optimization, 156
  - Reconfigurable processor, 23
  - Reconfigurable systems
    - generic compilation and synthesis flow of back end phase, 37–38
    - computation translation to hardware, 58–59
    - computation-oriented mapping and scheduling, 53–55
    - data-flow representation, 52–53
    - data-oriented mapping and transformations, 55–58
    - front end phase, 34–35
    - high-level source code, 51–52
    - middle end phase, 35–37
    - reconfigurable computing issues and, 59–65
  - Recursive functions, 105
  - Register-Transfer-Level, 45
  - Relatively Placed Macros, 19
  - Remote-procedure-call, 23
  - Resource Virtualization techniques, 187
  - Resource virtualization, in reconfigurable architectures, 186
  - RFU. *See* Reconfigurable functional unit
  - Riverside optimizing compiler for configurable computing compiler, 163
  - RP. *See* Reconfigurable processor
  - RPC. *See* Remote-procedure-call
  - RPMS. *See* Relatively Placed Macros
  - RPU. *See* Reconfigurable processing unit
  - RTL. *See* Register-Transfer-Level
  - RTL/logic synthesis, 45–47
  - Run-time profiling, 69
- ## S
- SA-C language, 62, 160
  - Scalar expansion, 99–100
  - SCORE. *See* Stream Computations Organized for Reconfigurable Execution
  - Sea cucumber (SC) compiler, 161
  - Single-instruction-multiple-data (SIMD), 64
  - Single-Program-Multiple-Data, 64

- SoC. *See* System-on-a-Chip
- Software pipelining  
 compiler implementations of, 143  
 inner loop pipelining based on, 140–141
- Spatial partitioning  
 applications of, 124–127  
 minimization of communication between partitions, 124
- Spatial partitioning, for compilation, 156
- Speculative execution  
 concurrent evaluation, 112–113  
 memory access, 113
- SPMD. *See* Single-Program-Multiple-Data
- SSA intermediate representation  
 for constructs mapping, 129
- Stream Computations Organized for Reconfigurable Execution, 18
- Streams-C compiler, 159–160
- Submicron and nanoscale computing systems, 2–3
- SUIF pipeline compiler (SPC), 157  
 use by DEFACTO, 159
- Synthesis and partitioning for adaptive reconfigurable computing systems tool, 163
- System-on-a-Chip, 22
- Systolic array, 157
- T**
- Task Description Format, 18
- Task-and loop-level scheduling schemes, 53–54
- TDF. *See* Task Description Format
- Temporal partitioning  
 advantages of, 119  
 algorithmic approach, 121–122  
 applications of, 120, 125–127  
   in high-level compilation, 121  
 design-space exploration techniques, 122  
 spatial and, 118–119  
 using loop distribution, 122–123  
 with different communications costs, 119–120
- Temporal partitions  
 loop splitting across, 123  
 minimizing number of, 122
- THR. *See* Tree-height reduction
- Transactional-based languages, 178
- Tree-height minimization. *See* Tree-height reduction
- Tree-height reduction  
 distributive property, 80–81  
 reduction in execution latency, 82  
 schedule length, 83  
 selection points in control-flow intensive constructs, 83–84
- U**
- Unified Specification Model (USM), 63
- V**
- Value range analysis. *See* Range propagation analysis
- Very Long Instruction Word (VLIW), 9
- X**
- XPP-VC compiler, 166
- Xputer architecture, 14