



Correction to: AES Hardware Accelerator on FPGA with Improved Throughput and Resource Efficiency

Baby Chellam Manjith¹  · Natarajan Ramasubramanian¹

Published online: 10 April 2018
© King Fahd University of Petroleum & Minerals 2018

Correction to: Arab J Sci Eng

<https://doi.org/10.1007/s13369-017-2925-0>

The original version of this article unfortunately contained mistakes. Both author names were presented in Western display order. Correct is the Eastern display order. Therefore the correct citation of this article reads “Manjith B.C. & Ramasubramanian N. Arab J Sci Eng (2017). <https://doi.org/10.1007/s13369-017-2925-0>”. The original article has been corrected.

The original article can be found online at <https://doi.org/10.1007/s13369-017-2925-0>.

✉ Baby Chellam Manjith
406114001@nitt.edu

¹ Department of Computer Science and Engineering, National Institute of Technology, Tiruchirappalli, Tamil Nadu, India