

Introduction to the Special Issue on Application-Specific Systems, Architectures and Processors

Hayden Kwok-Hay So¹ · Warren J. Gross²

Published online: 4 May 2017 © Springer Science+Business Media New York 2017

We are pleased to present this special issue of the Journal of Signal Processing Systems on Application-specific Systems, Architectures and Processors.

Our first article, titled "Loop Parallelization Techniques for FPGA Accelerator Synthesis" (10.1007/s11265-017-1229-7) by Oliver Reiche, Mehmet Akif Özkan, Moritz Schmid, Frank Hannig, and Jürgen Teich, demonstrates the promising technique of loop-coarsening in enhancing data-level parallelism in synthesizing image processing kernels for FPGA. With design productivity remains the major hurdle for FPGA accelerator development, the ability to develop highly efficient hardware accelerators through high-level synthesis is not only promising, but also imperative. This work is an important milestone that progress the research field in this direction.

In the article "A Modular Architecture for Structured Long Block-Length LDPC Decoders" (10.1007/s11265-017-1232-z), authors Andrew Wong, Saied Hemati and Warren Gross present a modular hardware architecture to implement LDPC decoders

Hayden Kwok-Hay So hso@eee.hku.hk

> Warren J. Gross warren.gross@mcgill.ca

- ¹ Department of Electrical & Electronic Engineering, University of Hong Kong, Room 601 Chow Yei Ching Building, Pokfulam, Hong Kong
- ² Department of Electrical & Computer Engineering, McGill University, 3480 University Street, Room 633, Montreal, Quebec H3A 0E9, Canada

with long block lengths. Their partially parallel architecture allows complex LDPC decoders to be designed efficiently in hardware, while maintaining superior performance and area tradeoffs.

The article "Run-time Reconfigurable Acceleration for Genetic Programming Fitness Evaluation in Trading Strategies" (10.1007/s11265-017-1244-8) by Ingrid Funie, Paul Grigoras, Pavel Burovskiy, Wayne Luk and Mark Salmon applies FPGA acceleration for fitness evaluation in genetic programming applied to financial trading strategies. They apply a run-time reconfigurable approach that reduces resource usage. Their design shows significant speedup compared to software implementations.

In the article, "A hybrid CPU-GPU Multifrontal Optimizing Method in Sparse Cholesky Factorization", (10.1007/s11265-017-1227-9) by Yong Chen, Hai Jin, Ran Zheng, Yuandong Liu, and Wei Wang propose a method for accelerating the distributed solution of large sparse systems of linear equations. The authors present a hybrid CPU-GPU implementation of Sparse Cholesky Factorization. They demonstrate improvement in speed over existing solutions.

The authors of the paper "LightSpMV: Faster CUDA-Compatible Sparse Matrix-Vector Multiplication Using Compressed Sparse Rows", (10.1007/s11265-016-1216-4) Yongchao Liu and Bertil Schmidt, present a parallelized compressed sparse row-based sparse matrix-vector multiplication implementation. They propose an efficient mapping to CUDA-enabled GPUs. Experiments on a range of sparse matrices show that their solution outperforms existing solutions.

We would like to thank all of the authors for their contributions to this special issue and we would like to thank the 2

anonymous reviewers for their efforts in ensuring the paper quality. We hope that you enjoy reading this special issue.



Hayden Kwok-Hay So received the B.S., M.S., and Ph.D. degrees in electrical engineering and computer sciences from University of California, Berkeley, CA in 1998, 2000, and 2007 respectively. He is currently an Associate Professor at the Department of Electrical and Electronic Engineering, University of Hong Kong. He was the recipient of the Croucher Innovation Award in 2013 for his work in power-efficient high-performance heterogeneous computing system. He was also awarded

the University Outstanding Teaching Award (Team) in 2012, as well as the Faculty Best Teacher Award in 2011. He has served as technical program chair for various international conferences including FPT, HEART, ASAP, as well as being track co-chair for MPSoC track at ReConFig.



Warren J. Gross received the B.A.Sc. degree in electrical engineering from the University of Waterloo, Waterloo, Ontario, Canada, in 1996, and the M.A.Sc. and Ph.D. degrees from the University of Toronto, Toronto, Ontario, Canada, in 1999 and 2003, respectively. Currently, he is a Professor with the Department of Electrical and Computer Engineering, McGill University, Montréal, Québec, Canada. His research interests are in the design and implemen-

tation of signal processing systems and custom computer architectures. Dr. Gross served as Chair of the IEEE Signal Processing Society Technical Committee on Design and Implementation of Signal Processing Systems. He has served as General Chair of IEEE GlobalSIP 2017, IEEE SiPS 2017, Technical Program Chair of IEEE SiPS 2012 and as Chair of the IEEE ICC 2012 Workshop on Emerging Data Storage Technologies, and the IEEE WCNC 2017 Workshop on Polar Coding in Wireless Communications. Dr. Gross served as Associate Editor for the IEEE Transactions on Signal Processing and currently is a Senior Area Editor. Dr. Gross is a Senior Member of the IEEE and a licensed Professional Engineer in the Province of Ontario.