

# Reasoning About TSO Programs Using Reduction and Abstraction

Ahmed Bouajjani<sup>1</sup>, Constantin Enea<sup>1</sup>, Suha Orhun Mutluergil<sup>2(⋈)</sup>, and Serdar Tasiran<sup>3</sup>

Abstract. We present a method for proving that a program running under the Total Store Ordering (TSO) memory model is robust, i.e., all its TSO computations are equivalent to computations under the Sequential Consistency (SC) semantics. This method is inspired by Lipton's reduction theory for proving atomicity of concurrent programs. For programs which are not robust, we introduce an abstraction mechanism that allows to construct robust programs over-approximating their TSO semantics. This enables the use of proof methods designed for the SC semantics in proving invariants that hold on the TSO semantics of a non-robust program. These techniques have been evaluated on a large set of benchmarks using the infrastructure provided by CIVL, a generic tool for reasoning about concurrent programs under the SC semantics.

### 1 Introduction

A classical memory model for shared-memory concurrency is Sequential Consistency (SC) [16], where the actions of different threads are interleaved while the program order between actions of each thread is preserved. For performance reasons, modern multiprocessors implement weaker memory models, e.g., Total Store Ordering (TSO) [19] in x86 machines, which relax the program order. For instance, the main feature of TSO is the write-to-read relaxation, which allows reads to overtake writes. This relaxation reflects the fact that writes are buffered before being flushed non-deterministically to the main memory.

Nevertheless, most programmers usually assume that memory accesses happen instantaneously and atomically like in the SC memory model. This assumption is safe for data-race free programs [3]. However, many programs employing lock-free synchronization are not data-race free, e.g., programs implementing synchronization operations and libraries implementing concurrent objects. In

This work is supported in part by the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation programme (grant agreement No. 678177).

<sup>©</sup> The Author(s) 2018

H. Chockler and G. Weissenbacher (Eds.): CAV 2018, LNCS 10982, pp. 336–353, 2018. https://doi.org/10.1007/978-3-319-96142-2\_21

most cases, these programs are designed to be robust against relaxations, i.e., they admit the same behaviors as if they were run under SC. Memory fences must be included appropriately in programs in order to prevent non-SC behaviors. Getting such programs right is a notoriously difficult and error-prone task. Robustness can also be used as a proof method, that allows to reuse the existing SC verification technology. Invariants of a robust program running under SC are also valid for the TSO executions. Therefore, the problem of checking robustness of a program against relaxations of a memory model is important.

In this paper, we address the problem of checking robustness in the case of TSO. We present a methodology for proving robustness which uses the concepts of left/right mover in Lipton's reduction theory [17]. Intuitively, a program statement is a left (resp., right) mover if it commutes to the left (resp., right) with respect to the statements in the other threads. These concepts have been used by Lipton [17] to define a program rewriting technique which enlarges the atomic blocks in a given program while preserving the same set of behaviors. In essence, robustness can also be seen as an atomicity problem: every write statement corresponds to two events, inserting the write into the buffer and flushing the write from the buffer to the main memory, which must be proved to happen atomically, one after the other. However, differently from Lipton's reduction theory, the events that must be proved atomic do not correspond syntactically to different statements in the program. This leads to different uses of these concepts which cannot be seen as a direct instantiation of this theory.

In case programs are not robust, or they cannot be proven robust using our method, we define a program abstraction technique that roughly, makes reads non-deterministic (this follows the idea of combining reduction and abstraction introduced in [12]). The non-determinism added by this abstraction can lead to programs which can be proven robust using our method. Then, any invariant (safety property) of the abstraction, which is valid under the SC semantics, is also valid for the TSO semantics of the original program. As shown in our experiments, this abstraction leads in some cases to programs which reach exactly the same set of configurations as the original program (but these configurations can be reached in different orders), which implies no loss of precision.

We tested the applicability of the proposed reduction and abstraction based techniques on an exhaustive benchmark suite containing 34 challenging programs (from [2,7]). These techniques were precise enough for proving robustness of 32 of these programs. One program (presented in Fig. 3) is not robust, and required abstraction in order to derive a robust over-approximation. There is only one program which cannot be proved robust using our techniques (although it is robust). We believe however that an extension of our abstraction mechanism to atomic read-write instructions will be able to deal with this case. We leave this question for future work.

An extended version of this paper with missing proofs can be found at [8].

### 2 Overview

The TSO memory model allows strictly more behaviors than the classic SC memory model: writes are first stored in a thread-local buffer and



Fig. 1. An example message passing program and a sample trace. Edges of the trace shows the happens before order of global accesses and they are simplified by applying transitive reduction.

non-deterministically flushed into the shared memory at a later time (also, the write buffers are accessed first when reading a shared variable). However, in practice, many programs are *robust*, i.e., they have exactly the same behaviors under TSO and SC. Robustness implies for instance, that any invariant proved under the SC semantics is also an invariant under the TSO semantics. We describe in the following a sound methodology for checking that a program is *robust*, which avoids modeling and verifying TSO behaviors. Moreover, for non-robust programs, we show an abstraction mechanism that allows to obtain robust programs over-approximating the behaviors of the original program.

As a first example, consider the simple "message passing" program in Fig. 1. The send method sets the value of the "communication" variable y to some predefined value from register r1. Then, it raises a flag by setting the variable x to 1. Another thread executes the method recv which waits until the flag is set and then, it reads y (and stores the value to register r2). This program is robust, TSO doesn't enable new behaviors although the writes may be delayed. For instance, consider the following TSO execution (we assume that r1 = 42):

$$\begin{array}{cccc} (t_1, isu) & (t_1, isu)(t_1, com, y, 42) & (t_1, com, x, 1) \\ & (t_2, rd, x, 0) & (t_2, rd, x, 0) & (t_2, rd, x, 1)(t_2, rd, y, 42) \end{array}$$

The actions of each thread  $(t_1 \text{ or } t_2)$  are aligned horizontally, they are either issue actions (isu) for writes being inserted into the local buffer (e.g., the first  $(t_1, isu)$  represents the write of y being inserted to the buffer), commit actions (com) for writes being flushed to the main memory (e.g.,  $(t_1, com, y, 42)$  represents the write y := 42 being flushed and executed on the shared memory), and read actions for reading values of shared variables. Every assignment generates two actions, an issue and a commit. The issue action is "local", it doesn't enable or disable actions of other threads.

The above execution can be "mimicked" by an SC execution. If we had not performed the isu actions of  $t_1$  that early but delayed them until just before their corresponding com actions, we would obtain a valid SC execution of the same program with no need to use store buffers:

$$(t_1, wr, y, 42)$$
  $(t_1, wr, x, 1)$   $(t_2, rd, x, 0)$   $(t_2, rd, x, 0)$   $(t_2, rd, x, 1)(t_2, rd, y, 42)$ 

Above, consecutive isu and com actions are combined into a single write action (wr). This intuition corresponds to an equivalence relation between TSO executions and SC executions: if both executions contain the same actions on the shared variables (performing the same accesses on the same variables with the same values) and the order of actions on the same variable are the same for both executions, we say that these executions have the same trace [20], or that they are trace-equivalent. For instance, both the SC and TSO executions given above have the same trace given in Fig. 1. The notion of trace is used to formalize robustness for programs running under TSO [7]: a program is called trace when every TSO execution has the same trace as an SC execution.

Our method for showing robustness is based on proving that every TSO execution can be permuted to a trace-equivalent SC execution (where issue actions are immediately followed by the corresponding commit actions). We say that an action  $\alpha$  moves right until another action  $\beta$  in an execution if we can swap  $\alpha$  with every later action until  $\beta$  while preserving the feasibility of the execution (e.g., not invalidating reads and keeping the actions enabled). We observe that if  $\alpha$  moves right until  $\beta$  then the execution obtained by moving  $\alpha$  just before  $\beta$  has the same trace with the initial execution. We also have the dual notion of moves-left with a similar property. As a corollary, if every issue action moves right until the corresponding commit action or every commit action moves left until the corresponding issue action, we can find an equivalent SC execution. For our execution above, the issue actions of the first thread move right until their corresponding com actions. Note that there is a commit action which doesn't move left: moving  $(t_1, com, x, 1)$  to the left of  $(t_2, rd, x, 0)$  is not possible since it would disable this read.

In general, issue actions and other thread local actions (e.g. statements using local registers only) move right of other threads' actions. Moreover, issue actions (t, isu) move right of commit actions of the same thread that correspond to writes issued before (t, isu). For the message passing program, the issue actions move right until their corresponding commits in all TSO executions since commits cannot be delayed beyond actions of the same thread (for instance reads). Hence, we can safely deduce that the message passing program is robust. However, this reasoning may fail when an assignment is followed by a read of a shared variable in the same thread.

```
procedure foo(){
    x := 1;
    r1 := z;
    fence
    r2 := y;
}
procedure bar(){
    y := 1;
    fence
    r3 := x;
}
```

Fig. 2. An example store buffering program.

Consider the "store-buffering" like program in Fig. 2. This program is also robust. However, the issue action generated by  $\mathbf{x} := 1$  might not always move right until the corresponding commit. Consider the following execution (we assume that initially, z = 5):

$$(t_1, isu)$$
  $(t_1, rd, z, 5)$   $(t_1, com, x, 1) \dots$   $(t_2, isu)$   $(t_2, com, y, 1)(t_2, \tau)(t_2, rd, x, 0)$   $\dots$ 

Here, we assumed that  $t_1$  executes foo and  $t_2$  executes bar. The fence instruction generates an action  $\tau$ . The first issue action of  $t_1$  cannot be moved to the right until the corresponding commit action since this would violate the program order. Moreover, the corresponding commit action does not move left due to the read action of  $t_2$  on x (which would become infeasible).

The key point here is that a later read action by the same thread,  $(t_1, rd, z, 5)$ , doesn't allow to move the issue action to the right (until the commit). However, this read action moves to the right of other threads actions. So, we can construct an equivalent SC execution by first moving the read action right after the commit  $(t_1, com, x, 1)$  and then move the issue action right until the commit action.

In general, we say that an issue (t, isu) of a thread t moves right until the corresponding commit if each read action of t after (t, isu) can move right until the next action of t that follows both the read and the commit. Actually, this property is not required for all such reads. The read actions that follow a fence cannot happen between the issue and the corresponding commit actions. For instance, the last read action of foo cannot happen between the first issue of foo and its corresponding commit action. Such reads that follow a fence are not required to move right. In addition, we can omit the right-moves check for read actions that read from the thread local buffer (see Sect. 3 for more details).

In brief, our method for checking robustness does the following for every write instruction (assignment to a shared variable): either the commit action of this write moves left or the actions of later read instructions that come before a fence move right in all executions. This semantic condition can be checked using the concept of movers [17] as follows: every write instruction is either a left-mover or all the read instructions that come before a fence and can be executed later than the write (in an SC execution) are right-movers. Note that this requires no modeling and verification of TSO executions.

For non-robust programs that might reach different configurations under TSO than under SC, we define an abstraction mechanism that replaces read instructions with "non-deterministic" reads that can read more values than the original instructions. The abstracted program has more behaviors than the original one (under both SC and TSO), but it may turn to be robust. When it is robust, we get that any property of its SC semantics holds also for the TSO semantics of the original program.

Consider the work stealing queue implementation in Fig. 3. A queue is represented with an array items. Its head and tail indices are stored in the shared variables H and T, respectively. There are three procedures that can operate on this queue: any number of threads may execute the steal method and remove an element from the head of the queue, and a single unique thread may execute put or take methods nondeterministically. The put method inserts an element at the tail index and the take method removes an element from the tail index.

```
procedure put(var elt){
                                local t;
                                t := T:
                                items[t] := elt;
                                T := t+1;
var H,T, items;
                            procedure take(){
procedure steal(){
                                local h,t,res;
   local h,t,res;
                            L1:h := H;
   t := T;
                                h := H;
                                            //havoc(h, h \leq H);
   if (h > t)
                                if ( t < h ) {
    return -1;

\dot{T} := h;

   res := items[h];
                                  return -1;
   if ( cas(H,h,h+1) )
     return res;
                                res := items[t];
   else
                                if(t > h)
     goto L1;
                                  return res;
}
                                T := h+1;
                                if ( cas(H,h,h+1) )
                                  return task:
                                  goto L1;
```

Fig. 3. Work stealing queue.

This program is not robust. If there is a single element in the queue and the take method takes it by delaying its writes after some concurrent steals, one of the concurrent steals might also remove this last element. Popping the same element twice is not possible under SC, but it is possible under TSO semantics. However, we can still prove some properties of this program under TSO. Our robustness check fails on this program because the writes of the worker thread (executing the put and take methods) are not left movers and the read from the variable H in the take method is not a right mover. This read is not a right mover w.r.t. successful CAS actions of the steal procedure that increment H.

We apply an abstraction on the instruction of the take method that reads from H such that instead of reading the exact value of H, it can read any value less than or equal to the value of H. We write this instruction as  $havoc(h, h \leq H)$  (it assigns to h a nondeterministic value satisfying the constraint  $h \leq H$ ). Note that this abstraction is sound in the sense that it reaches more states under SC/TSO than the original program.

The resulting program is robust. The statement  $havoc(h,h \leq H)$  is a right mover w.r.t. successful CAS actions of the stealer threads. Hence, for all the write instructions, the reachable read instructions become right movers and our check succeeds. The abstract program satisfies the specification of an idempotent work stealing queue (elements can be dequeued multiple times) which implies that the original program satisfies this specification as well.

### 3 TSO Robustness

We present the syntax and the semantics of a simple programming language used to state our results. We define both the TSO and the SC semantics, an

```
 \langle prog \rangle ::= \operatorname{program} \langle pid \rangle \operatorname{vars} \langle var \rangle^* \langle thread \rangle^* 
 \langle thread \rangle ::= \operatorname{thread} \langle tid \rangle \operatorname{regs} \langle reg \rangle^* \operatorname{init} \langle label \rangle \operatorname{begin} \langle linst \rangle^* \operatorname{end} 
 \langle linst \rangle ::= \langle label \rangle \colon \langle inst \rangle; \operatorname{goto} \langle label \rangle; 
 \langle inst \rangle ::= \langle var \rangle := \langle expr \rangle 
 | \langle reg \rangle := \langle expr \rangle 
 | \langle reg \rangle := \langle var \rangle 
 | \operatorname{fence} 
 | \langle reg \rangle := \operatorname{cas}(\langle var \rangle, \langle expr \rangle, \langle expr \rangle) 
 | \operatorname{skip} 
 | \operatorname{assume} \langle bexpr \rangle
```

Fig. 4. Syntax of the programs. The star (\*) indicates zero or more occurrences of the preceding element.  $\langle pid \rangle$ ,  $\langle tid \rangle$ ,  $\langle var \rangle$ ,  $\langle reg \rangle$  and  $\langle label \rangle$  are elements of their given domains representing the program identifiers, thread identifiers, shared variables, registers and instruction labels, respectively.  $\langle expr \rangle$  is an arithmetic expression over  $\langle reg \rangle^*$ . Similarly,  $\langle bexpr \rangle$  is a boolean expression over  $\langle reg \rangle^*$ .

abstraction of executions called *trace* [20] that intuitively, captures the happensbefore relation between actions in an execution, and the notion of robustness.

Syntax. We consider a simple programming language which is defined in Fig. 4. Each program  $\mathcal{P}$  has a finite number of shared variables  $\overrightarrow{x}$  and a finite number of threads  $(\overrightarrow{t})$ . Also, each thread  $t_i$  has a finite set of local registers  $(\overrightarrow{r_i})$  and a start label  $l_i^0$ . Bodies of the threads are defined as finite sequences of labelled instructions. Each instruction is followed by a goto statement which defines the evolution of the program counter. Note that multiple instructions can be assigned to the same label which allows us to write non-deterministic programs and multiple goto statements can direct the control to the same label which allows us to mimic imperative constructs like loops and conditionals. An assignment to a shared variable  $\langle var \rangle := \langle expr \rangle$  is called a write instruction. Also, an instruction of the form  $\langle reg \rangle := \langle var \rangle$  is called a read instruction.

Instructions can read from or write to shared variables or registers. Each instruction accesses at most one shared variable. We assume that the program  $\mathcal{P}$  comes with a domain  $\mathcal{D}$  of values that are stored in variables and registers, and a set of functions  $\mathcal{F}$  used to calculate arithmetic and boolean expressions.

The fence statement empties the buffer of the executing thread. The cas (compare-and-swap) instruction checks whether the value of its input variable is equal to its second argument. If so, it writes sets third argument as the value of the variable and returns true. Otherwise, it returns false. In either case, cas empties the buffer immediately after it executes. The assume statement allows us to check conditions. If the boolean expression it contains holds at that state, it behaves like a skip. Otherwise, the execution blocks. Formal description of the instructions are given in Fig. 5.

$$x := ae(\overrightarrow{rt}) \in ins(pc(t)) \quad v = eval(ae(\overrightarrow{rt})) \quad x \in \overrightarrow{x}$$
 
$$(pc, mem, buf) \xrightarrow{(t, isu)}_{TSO} (pc', mem, buf[t \rightarrow buf(t) \circ \langle (x, v) \rangle)]$$
 
$$buf(t) = \langle (x, v) \rangle \circ buf' \quad x \in \overrightarrow{x}$$
 
$$(pc, mem, buf) \xrightarrow{(t, com, x, v)}_{TSO} (pc, mem, buf[t \rightarrow buf']$$
 
$$r := ae(\overrightarrow{rt}) \in ins(pc(t)) \quad v = eval(ae(\overrightarrow{rt})) \quad r \in \overrightarrow{rt}$$
 
$$(pc, mem, buf) \xrightarrow{(t, r)}_{TSO} (pc', mem[r \rightarrow v], buf)$$
 
$$r := x \in ins(pc(t)) \quad x \in \overrightarrow{x} \quad v = mem(x) \quad x \notin varsOfBuf(buf(t)) \quad r \in \overrightarrow{rt}$$
 
$$(pc, mem, buf) \xrightarrow{(t, rd, x, v)}_{TSO} (pc', mem[r \rightarrow v], buf)$$
 
$$r := x \in ins(pc(t)) \quad x \in \overrightarrow{x} \quad buf = \alpha \circ \langle (x, v) \rangle \circ \beta \quad x \notin varsOfBuf(\beta) \quad r \in \overrightarrow{rt}$$
 
$$(pc, mem, buf) \xrightarrow{(t, rd, x, v)}_{TSO} (pc', mem[r \rightarrow v], buf)$$
 
$$fence \in ins(pc(t)) \quad buf(t) = \epsilon$$
 
$$(pc, mem, buf) \xrightarrow{(t, rd, x, v)}_{TSO} (pc', mem(r \rightarrow v], buf)$$
 
$$r := cas(x, ae_1(\overrightarrow{rt}), ae_2(\overrightarrow{rt})) \in ins(pc(t)) \quad mem(x) = eval(ae_1(\overrightarrow{rt})) \quad buf(t) = \epsilon \quad v = eval(ae_2(\overrightarrow{rt}))$$
 
$$(pc, mem, buf) \xrightarrow{(t, isu)(t, com, x, v)}_{TSO} (pc', mem[r \rightarrow 1][x \rightarrow v], buf)$$
 
$$r := cas(x, ae_1(\overrightarrow{rt}), ae_2(\overrightarrow{rt})) \in ins(pc(t)) \quad mem(x) \neq eval(ae_1(\overrightarrow{rt})) \quad buf(t) = \epsilon \quad v = mem(x)$$
 
$$(pc, mem, buf) \xrightarrow{(t, rd, x, v)}_{TSO} (pc', mem[r \rightarrow 0], buf)$$
 
$$assume be(\overrightarrow{rt}) \in ins(pc(t)) \quad eval(be(\overrightarrow{rt})) = \top$$
 
$$(pc, mem, buf) \xrightarrow{(t, \tau)}_{TSO} (pc', mem, buf)$$

Fig. 5. The TSO transition relation. The function ins takes a label l and returns the set of instructions labelled by l. We always assume that  $x \in \overrightarrow{x}$ ,  $r \in \overrightarrow{r_t}$  and  $pc' = pc[t \to l']$  where pc(t): inst goto l'; is a labelled instruction of t and inst is the instruction described at the beginning of the rule. The evaluation function eval calculates the value of an arithmetic or boolean expression based on mem (ae stands for arithmetic expression). Sequence concatenation is denoted by  $\circ$ . The function varsOfBuf takes a sequence of pairs and returns the set consisting of the first fields of these pairs.

**TSO Semantics.** Under the TSO memory model, each thread maintains a local queue to buffer write instructions. A state s of the program is a triple of the form (pc, mem, buf). Let  $\mathcal{L}$  be the set of available labels in the program  $\mathcal{P}$ . Then,  $pc: \overrightarrow{t} \to \mathcal{L}$  shows the next instruction to be executed for each thread,  $mem: \bigcup_{t_i \in \overrightarrow{t}} \overrightarrow{r_i} \cup \overrightarrow{x} \to \mathcal{D}$  represents the current values in shared variables and registers and  $buf: \overrightarrow{t} \to (\overrightarrow{x} \times \mathcal{D})^*$  represents the contents of the buffers.

There is a special initial state  $s_0 = (pc_0, mem_0, buf_0)$ . At the beginning, each thread  $t_i$  points to its initial label  $l_i^0$  i.e.,  $pc_0(t_i) = l_i^0$ . We assume that there is a special default value  $0 \in \mathcal{D}$ . All the shared variables and registers are initiated as 0 i.e.,  $mem_0(x) = 0$  for all  $x \in \bigcup_{t_i \in \overrightarrow{t}} \overrightarrow{r_i} \cup \overrightarrow{x}$ . Lastly, all the buffers are initially empty i.e.,  $buf_0(t_i) = \epsilon$  for all  $t_i \in \overrightarrow{t}$ .

The transition relation  $\rightarrow_{TSO}$  between program states is defined in Fig. 5. Transitions are labelled by actions. Each action is an element from  $\overrightarrow{t} \times (\{\tau, isu\} \cup (\{com, rd\} \times \overrightarrow{x} \times \mathcal{D}))$ . Actions keep the information about the thread performing the transition and the actual parameters of the reads and the writes to shared variables. We are only interested in accesses to shared variables, therefore, other transitions are labelled with  $\tau$  as thread local actions.

A TSO execution of a program  $\mathcal{P}$  is a sequence of actions  $\pi = \pi_1, \pi_2, \ldots, \pi_n$  such that there exists a sequence of states  $\sigma = \sigma_0, \sigma_1, \ldots, \sigma_n, \sigma_0 = s_0$  is the initial state of  $\mathcal{P}$  and  $\sigma_{i-1} \xrightarrow{\pi_i} \sigma_i$  is a valid transition for any  $i \in \{1, \ldots, n\}$ . We assume that buffers are empty at the end of the execution.

SC Semantics. Under SC, a program state is a pair of the form (pc, mem) where pc and mem are defined as above. Shared variables are read directly from the memory mem and every write updates directly the memory mem. To make the relationship between SC and TSO executions more obvious, every write instruction generates isu and com actions which follow one another in the execution (each isu is immediately followed by the corresponding com). Since there are no write buffers, fence instructions have no effect under SC.

Traces and TSO Robustness. Consider a (TSO or SC) execution  $\pi$  of  $\mathcal{P}$ . The trace of  $\pi$  is a graph, denoted by  $Tr(\pi)$ : Nodes of  $Tr(\pi)$  are actions of  $\pi$  except the  $\tau$  actions. In addition, isu and com actions are unified in a single node. The isu action that puts an element into the buffer and the corresponding com action that drains that element from the buffer correspond to the same node in the trace. Edges of  $Tr(\pi)$  represent the happens before order (hb) between these actions. The hb is union of four relations. The program order po keeps the order of actions performed by the same thread excluding the com actions. The store order so keeps the order of com actions on the same variable that write different values<sup>1</sup>. The read-from relation, denoted by rf, relates a com action to a rd action that reads its value. Lastly, the from-reads relation fr relates a rd action to a com action that overwrites the value read by rd; it is defined as the composition of rf and so.

We say that the program  $\mathcal{P}$  is TSO robust if for any TSO execution  $\pi$  of  $\mathcal{P}$ , there exists an SC execution  $\pi'$  such that  $Tr(\pi) = Tr(\pi')$ . It has been proven that robustness implies that the program reaches the same valuations of the shared memory under both TSO and SC [7].

## 4 A Reduction Theory for Checking Robustness

We present a methodology for checking robustness which builds on concepts introduced in Lipton's reduction theory [17]. This theory allows to rewrite a

<sup>&</sup>lt;sup>1</sup> Our definition of store order deviates slightly from the standard definition which relates any two writes writing on the same variable, independently of values. The notion of TSO trace robustness induced by this change is slightly weaker than the original definition, but still implies preservation of any safety property from the SC semantics to the TSO semantics. The results concerning TSO robustness used in this paper (Lemma 1) are also not affected by this change. See [8] for more details.

given concurrent program (running under SC) into an equivalent one that has larger atomic blocks. Proving robustness is similar in spirit in the sense that one has to prove that issue and commit actions can happen together atomically. However, differently from the original theory, these actions do not correspond to different statements in the program (they are generated by the same write instruction). Nevertheless, we show that the concepts of left/right movers can be also used to prove robustness.

**Movers.** Let  $\pi = \pi_1, \ldots, \pi_n$  be an SC execution. We say that the action  $\pi_i$  moves right (resp., left) in  $\pi$  if the sequence  $\pi_1, \ldots, \pi_{i-1}, \pi_{i+1}, \pi_i, \pi_{i+2}, \ldots, \pi_n$  (resp.,  $\pi_1, \ldots, \pi_{i-2}, \pi_i, \pi_{i-1}, \pi_{i+1}, \ldots, \pi_n$ ) is also a valid execution of  $\mathcal{P}$ , the thread of  $\pi_i$  is different than the thread of  $\pi_{i+1}$  (resp.,  $\pi_{i-1}$ ), and both executions reach to the same end state  $\sigma_n$ . Since every issue action is followed immediately by the corresponding commit action, an issue action moves right, resp., left, when the commit action also moves right, resp., left, and vice-versa.

Let  $\mathsf{instOf}_{\pi}$  be a function, depending on an execution  $\pi$ , which given an action  $\pi_i \in \pi$ , gives the labelled instruction that generated  $\pi_i$ . Then, a labelled instruction  $\ell$  is a right (resp., left) mover if for all SC executions  $\pi$  of  $\mathcal{P}$  and for all actions  $\pi_i$  of  $\pi$  such that  $\mathsf{instOf}(\pi_i) = \ell$ ,  $\pi_i$  moves right (resp., left) in  $\pi$ .

A labelled instruction is a *non-mover* if it is neither left nor right mover, and it is a *both mover* if it is both left and right mover.

Reachability Between Instructions. An instruction  $\ell'$  is reachable from the instruction  $\ell$  if  $\ell$  and  $\ell'$  both belong to the same thread and there exists an SC execution  $\pi$  and indices  $1 \leq i < j \leq |\pi|$  such that  $\inf (\pi_i) = \ell$  and  $\inf (\pi_i) = \ell'$ . We say that  $\ell'$  is reachable from  $\ell$  before a fence if  $\pi_k$  is not an action generated by a fence instruction in the same thread as  $\ell$ , for all i < k < j. When  $\ell$  is a write instruction and  $\ell'$  a read instruction, we say that  $\ell'$  is bufferfree reachable from  $\ell$  if  $\pi_k$  is not an action generated by a fence instruction in the same thread as  $\ell$  or a write action on the same variable that  $\ell'$  reads-from, for all i < k < j.

**Definition 1.** We say that a write instruction  $\ell_w$  is atomic if it is a left mover or every read instruction  $\ell_r$  buffer-free reachable from  $\ell_w$  is a right mover. We say that  $\mathcal{P}$  is write atomic if every write instruction  $\ell_w$  in  $\mathcal{P}$  is atomic.

Note that all of the notions used to define write atomicity (movers and instruction reachability) are based on SC executions of the programs. The following result shows that write atomicity implies robustness.

**Theorem 1 (Soundness).** If P is write atomic, then it is robust.

We will prove the contrapositive of the statement. For the proof, we need the notion of minimal violation defined in [7]. A minimal violation is a TSO execution in which the sum of the number of same thread actions between *isu* and corresponding *com* actions for all writes is minimal. A minimal violation is of the form  $\pi = \pi_1, (t, isu), \pi_2, (t, rd, y, *), \pi_3, (t, com, x, *), \pi_4$  such that  $\pi_1$  is an SC execution, only t can delay com actions, the first delayed action is

the (t, com, x, \*) action after  $\pi_3$  and it corresponds to (t, isu) after  $\pi_1$ ,  $\pi_2$  does not contain any com or fence actions by t (writes of t are delayed until after (t, rd, y, \*)),  $(t, rd, y, *) \rightarrow_{hb^+} act$  for all  $act \in \pi_3 \circ \{(t, com, x, *)\}$  (isu and com actions of other threads are counted as one action for this case),  $\pi_3$  doesn't contain any action of t,  $\pi_4$  contains only and all of the com actions of t that are delayed in  $(t, isu) \circ \pi_2$  and no com action in  $(t, com, x, *) \circ \pi_4$  touches y.

Minimal violations are important for us because of the following property:

**Lemma 1 (Completeness of Minimal Violations** [7]). The program  $\mathcal{P}$  is robust iff it does not have a minimal violation.

Before going into the proof of Theorem 1, we define some notations. Let  $\pi$  be a sequence representing an execution or a fragment of it. Let Q be a set of thread identifiers. Then,  $\pi|_Q$  is the projection of  $\pi$  on actions from the threads in Q. Similarly,  $\pi|_n$  is the projection of  $\pi$  on first n elements for some number n.  $sz(\pi)$  gives the length of the sequence  $\pi$ . We also define a product operator  $\otimes$ . Let  $\pi$  and  $\rho$  be some execution fragments. Then,  $\pi \otimes \rho$  is same as  $\pi$  except that if the  $i^{th}$  isu action of  $\pi$  is not immediately followed by a com action by the same thread, then  $i^{th}$  com action of  $\rho$  is inserted after this isu. The product operator helps us to fill unfinished writes in one execution fragment by inserting commit actions from another fragment immediately after the issue actions.

Proof (Theorem 1). Assume  $\mathcal{P}$  is not robust. Then, there exists a minimal violation  $\pi = \pi_1, \alpha, \pi_2, \theta, \pi_3, \beta, \pi_4$  satisfying the conditions described before, where  $\alpha = (t, isu), \ \theta = (t, rd, y, *)$  and  $\beta = (t, com, x, *)$ . Below, we show that the write instruction  $w = \mathsf{instOf}(\alpha)$  is not atomic.

- 1. w is not a left mover.
  - 1.1.  $\rho = \pi_1, \pi_2|_{\overrightarrow{t}\setminus\{t\}}, \pi_3|_{\overrightarrow{t}\setminus\{t\}}|_{sz(\pi_3|_{\overrightarrow{t}\setminus\{t\}})-1}, \gamma, (\alpha, \beta)$  is an SC execution of  $\mathcal{P}$  where  $\gamma$  is the last action of  $\pi_3$ .  $\gamma$  is a read or write action on x performed by a thread t' other than t and value of  $\gamma$  is different from what is written by  $\beta$ .
    - 1.1.1.  $\rho$  is an SC execution because t never changes value of a shared variable in  $\pi_2$  and  $\pi_3$ . So, even we remove actions of t in those parts, actions of other threads are still enabled. Since other threads perform only SC operations in  $\pi$ ,  $\pi_1$ ,  $\pi_2|_{\overrightarrow{t}\setminus\{t\}}$ ,  $\pi_3|_{\overrightarrow{t}\setminus\{t\}}$  is an SC execution. From  $\pi$ , we also know that the first enabled action of t is  $\alpha$  if we delay the actions of t in  $\pi_2$  and  $\pi_3$ .
    - 1.1.2. The last action of  $\pi_3$  is  $\gamma$ . By definition of a minimal violation, we know that  $\theta \to_{hb^+} \alpha$  and  $\pi_3$  does not contain any action of t. So, there must exist an action  $\gamma \in \pi_3$  such that either  $\gamma$  reads from x and  $\gamma \to_{fr} \beta$  in  $\pi$  or  $\gamma$  writes to x and  $\gamma \to_{st} \beta$  in  $\pi$ . Moreover,  $\gamma$  is the last action of  $\pi_3$  because if there are other actions after  $\gamma$ , we can delete them and can obtain another minimal violation which is shorter than  $\pi$  and hence contradict the minimality of  $\pi$ .
  - 1.2.  $\rho' = \pi_1, \pi_2|_{\overrightarrow{t}\setminus\{t\}}, \pi_3|_{\overrightarrow{t}\setminus\{t\}}|_{sz(\pi_3|_{\overrightarrow{t}\setminus\{t\}})-1}, (\alpha, \beta), \gamma \text{ is an SC execution with a different end state than } \rho \text{ defined in 1.1 has or it is not an SC execution, where instOf}(\gamma') = \text{instOf}(\gamma).$

- 1.2.1. In the last state of  $\rho$ , x has the value written by  $\beta$ . If  $\gamma$  is a write action on x, then x has a different value at the end of  $\rho'$  due to the definition of a minimal violation. If  $\gamma$  is a read action on x, then it does not read the value written by  $\beta$  in  $\rho$ . However,  $\gamma$  reads this value in  $\rho'$ . Hence,  $\rho'$  is not a valid SC execution.
- 2. There exists a read instruction r buffer-free reachable from w such that r is not a right mover. We will consider two cases: Either there exists a rd action of t on variable z in  $\pi_2$  such that there is a later write action by another thread t' on z in  $\pi_2$  that writes a different value or not. Moreover, z is not a variable that is touched by the delayed commits in  $\pi_4$  i.e., it does not read its value from the buffer.
  - 2.1. We first evaluate the negation of above condition. Assume that for all actions  $\gamma$  and  $\gamma'$  such that  $\gamma$  occurs before  $\gamma'$  in  $\pi_2$ , either  $\gamma \neq (t, rd, z, v_z)$  or  $\gamma' \neq (t', isu)(t', com, z, v'_z)$ . Then,  $r = \mathsf{instOf}(\theta)$  is not a right mover and it is buffer-free reachable from w.
    - 2.1.1.  $\rho = \pi_1, \pi_2|_{\overrightarrow{t} \setminus \{t\}}, \pi_2|_{\{t\}} \otimes \pi_4, \theta, \theta'$  is a valid SC execution of  $\mathcal{P}$  where  $\theta' = (t', isu)(t', com, y, *)$  for some  $t \neq t'$ .
      - 2.1.1.1.  $\rho$  is an SC execution.  $\pi_1, \pi_2|_{\overrightarrow{t}\setminus\{t\}}$  is a valid SC execution since t does not update value of a shared variable in  $\pi_2$ . Moreover, all of the actions of t become enabled after this sequence since t never reads value of a variable updated by another thread in  $\pi_2$ . Lastly, the first action of  $\pi_3$  is enabled after this sequence.
      - 2.1.1.2. The first action of  $\pi_3$  is  $\theta' = (t', isu)(t', com, y, *)$ . Let  $\theta'$  be the first action of  $\pi_3$ . Since  $\theta \to_{hb} \theta'$  in  $\pi$  and  $\theta'$  is not an action of t by definition of minimal violation, the only case we have is  $\theta \to_{fr} \theta'$ . Hence,  $\theta'$  is a write action on y that writes a different value than  $\theta$  reads.
      - 2.1.1.3. r is buffer-free reachable from w.  $\rho$  is a SC execution, first action of  $\rho$  after  $\pi_1, \pi_2|_{\overrightarrow{t}\setminus\{t\}}$  is  $\alpha, \beta$ ;  $w = \mathsf{instOf}((\alpha, \beta)), \ r = \mathsf{instOf}(\theta)$  and actions of t in  $\rho$  between  $\alpha, \beta$  and  $\theta$  are not instances of a fence instruction or write to y.
    - 2.1.2.  $\rho' = \pi_1, \pi_2|_{\overrightarrow{t}\setminus\{t\}}, \pi_2|_{\{t\}} \otimes \pi_4, \theta', \theta$  is not a valid SC execution.
      - 2.1.2.1. In the last state of  $\rho$ , the value of y seen by t is the value read in  $\theta$ . It is different than the value written by  $\theta'$ . However, at the last state of  $\rho'$ , the value of y t sees must be the value  $\theta'$  writes. Hence,  $\rho'$  is not a valid SC execution.
  - 2.2. Assume that there exists  $\gamma = (t, rd, z, v_z)$  and  $\gamma' = (t', isu)(t', com, z, v_z')$  in  $\pi_2$ . Then,  $r = \mathsf{instOf}(\gamma)$  is not a right mover and r is buffer-free reachable from w.
    - 2.2.1. Let *i* be the index of  $\gamma$  and *j* be the index of  $\gamma'$  in  $\pi_2$ . Then, define  $\rho = \pi_1, \pi_2|_{j-1}|_{\overrightarrow{t}\setminus\{t\}}, \pi_2|_i|_{\{t\}} \otimes \pi_4, \gamma'$ .  $\rho$  is an SC execution of  $\mathcal{P}$ .
      - 2.2.1.1.  $\rho$  is an SC execution.  $\pi_1, \pi_2|_{j-1}|_{\overrightarrow{t}\setminus\{t\}}$  prefix is a valid SC execution because t does not update any shared variable in  $\pi_2$ . Moreover, all of the actions of t in  $\pi_2|_{i}|_{\{t\}} \otimes \pi_4$  become enabled after this sequence since t never reads a value of a variable updated by

another thread in  $\pi_2$  and  $\gamma'$  is the next enabled in  $\pi_2$  after this sequence since it is a write action.

- 2.2.2. Let i and j be indices of  $\gamma$  and  $\gamma'$  in  $\pi_2$  respectively. Define  $\rho' = \pi_1, \pi_2|_{j-1}|_{\overrightarrow{t}\setminus\{t\}}, \pi_2|_{i-1}|_{\{t\}} \otimes \pi_4, \gamma', \gamma$ . Then,  $\rho'$  is not a valid SC execution.
  - 2.2.2.1. In the last state of  $\rho$ , value of z seen by t is  $v_z$ . It is different than the  $v'_z$ , value written by  $\gamma'$ . However, in the last state of  $\rho'$ , the value of z t sees must be  $v'_z$ . Hence,  $\rho'$  is not a valid SC execution.
- 2.2.3. r is buffer-free reachable from w because  $\rho$  defined in 2.2.1 is an SC execution, first action after  $\pi_1, \pi_2|_{j-1}|_{\overrightarrow{t}\setminus\{t\}}$  is  $\alpha, \beta, w = \mathsf{instOf}((\alpha, \beta)), r = \mathsf{instOf}(\gamma)$  and actions of t in  $\rho$  between  $\alpha, \beta$  and  $\theta$  are not instances of a fence instruction or a write to z by t.

## 5 Abstractions and Verifying Non-robust Programs

In this section, we introduce program abstractions which are useful for verifying non-robust TSO programs (or even robust programs – see an example at the end of this section). In general, a program  $\mathcal{P}'$  abstracts another program  $\mathcal{P}$  for some semantic model  $\mathbb{M} \in \{SC, TSO\}$  if every shared variable valuation  $\sigma$  reachable from the initial state in an  $\mathbb{M}$  execution of  $\mathcal{P}$  is also reachable in an  $\mathbb{M}$  execution of  $\mathcal{P}'$ . We denote this abstraction relation as  $\mathcal{P} \preceq_{\mathbb{M}} \mathcal{P}'$ .

In particular, we are interested in read instruction abstractions, which replace instructions that read from a shared variable with more "liberal" read instructions that can read more values (this way, the program may reach more shared variable valuations). We extend the program syntax in Sect. 3 with havoc instructions of the form  $\mathtt{havoc}(\langle reg \rangle, \langle varbexpr \rangle)$ , where  $\langle varbexpr \rangle$  is a boolean expression over a set of registers and a single shared variable  $\langle var \rangle$ . The meaning of this instruction is that the register reg is assigned with any value that satisfies varbexpr (where the other registers and the variable var are interpreted with their current values). The program abstraction we consider will replace read instructions of the form  $\langle reg \rangle := \langle var \rangle$  with havoc instructions  $\mathtt{havoc}(\langle reg \rangle, \langle varbexpr \rangle)$ .

While replacing read instructions with havoc instructions, we must guarantee that the new program reaches at least the same set of shared variable valuations after executing the havoc as the original program after the read. Hence, we allow such a rewriting only when the boolean expression varbexpr is weaker (in a logical sense) than the equality reg = var (hence, there exists an execution of the havoc instruction where reg = var).

**Lemma 2.** Let  $\mathcal{P}$  be a program and  $\mathcal{P}'$  be obtained from  $\mathcal{P}$  by replacing an instruction  $l_1: x := r$ ; goto  $l_2$  of a thread t with  $l_1: \mathbf{havoc}(r, \phi(x, \overrightarrow{r}))$ ; goto  $l_2$  such that  $\forall x, r. \ x = r \implies \phi(x, \overrightarrow{r})$  is valid. Then,  $\mathcal{P} \preceq_{SC} \mathcal{P}'$  and  $\mathcal{P} \preceq_{TSO} \mathcal{P}'$ .

The notion of trace extends to programs that contain havoc instructions as follows. Assume that  $(t, hvc, x, \phi(x))$  is the action generated by an instruction  $\mathsf{havoc}(r, \phi(x, \overrightarrow{r}))$ , where x is a shared variable and  $\overrightarrow{r}$  a set of registers (the

```
 \begin{array}{c|c} \mathbf{procedure} \ \ foo() \{ \\ x := 1; \\ r2 := y; \\ \} \\ \end{array} \begin{array}{c|c} \mathbf{procedure} \ \ bar() \{ \\ do \{ \\ r1 = x; \\ //havoc(r1, (x \neq 0)?r1 = x \lor r1 = 0 : r1 = 0) \\ \} \mathbf{while}(r1 == 0); \\ y := 1; \\ \} \end{array}
```

**Fig. 6.** An example program that needs a read abstraction to pass our robustness checks. The **havoc** statement in comments reads as follows: if value of x is not 0 then r1 gets either the value of x or 0. Otherwise, it is 0.

action stores the constraint  $\phi$  where the values of the registers are instantiated with their current values – the shared variable x is the only free variable in  $\phi(x)$ ). Roughly, the hvc actions are special cases of rd actions. Consider an execution  $\pi$  where an action  $\alpha = (t, hvc, x, \phi(x))$  is generated by reading the value of a write action  $\beta = (com, x, v)$  (i.e., the value v was the current value of x when the havoc instruction was executed). Then, the trace of  $\pi$  contains a read-from edge  $\beta \to_{rf} \alpha$  as for regular read actions. However, fr edges are created differently. If  $\alpha$  was a rd action we would say that we have  $\alpha \to_{fr} \gamma$  if  $\beta \to_{rf} \alpha$  and  $\beta \to_{st} \gamma$ . For the havoc case, the situation is a little bit different. Let  $\gamma = (com, x, v')$  be an action. We have  $\alpha \to_{fr} \gamma$  if and only if either  $\beta \to_{rf} \alpha$ ,  $\beta \to_{st} \gamma$  and  $\phi(v')$  is false or  $\alpha \to_{fr} \gamma'$  and  $\gamma' \to_{st} \gamma$  where  $\gamma'$  is an action. Intuitively, there is a from-read dependency from an havoc action to a commit action, only when the commit action invalidates the constraint  $\phi(x)$  of the havoc (or if it follows such a commit in store order).

The notion of write-atomicity (Definition 1) extends to programs with havoc instructions by interpreting havoc instructions  $\mathtt{havoc}(r,\phi(x,\overrightarrow{r}))$  as regular read instructions r:=x. Theorem 1 which states that write-atomicity implies robustness can also be easily extended to this case.

Read abstractions are useful in two ways. First, they allow us to prove properties of non-robust program as the work stealing queue example in Fig. 3. We can apply appropriate read abstractions to relax the original program so that it becomes robust in the end. Then, we can use SC reasoning tools on the robust program to prove invariants of the program.

Second, read abstractions could be helpful for proving robustness directly. The method based on write-atomicity we propose for verifying robustness is sound but not complete. Some incompleteness scenarios can be avoided using read abstractions. If we can abstract read instructions such that the new program reaches exactly the same states (in terms of shared variables) as the original one, it may help to avoid executions that violate mover checks.

Consider the program in Fig. 6. The write statement x := 1 in procedure foo is not atomic. It is not a left mover due to the read of x in the do-while loop of bar. Moreover, the later read from y is buffer-free reachable from this write and it is not a right mover because of the write to y in bar. To make it atomic, we apply read abstraction to the read instruction of bar that reads from x. In the

new relaxed read, r1 can read 0 along with the value of x when x is not zero as shown in the comments below the instruction. With this abstraction, the write to x becomes a left mover because reads from x after the write can now read the old value which was 0. Thus, the program becomes write-atomic. If we think of TSO traces of the abstract program and replace hvc nodes with rd nodes, we get exactly the TSO traces of the original program. However, the abstraction adds more SC traces to the program and the program becomes robust.

## 6 Experimental Evaluation

To test the practical value of our method, we have considered the benchmark for checking TSO robustness described in [2], which consists of 34 programs. This benchmark is quite exhaustive, it includes examples introduced in previous works on this subject. Many of the programs in this benchmark are easy to prove being write-atomic. Every write is followed by no buffer-free read instruction which makes them trivially atomic (like the message passing program in Fig. 1). This holds for 20 out of the 34 programs. Out of the remaining programs, 13 required mover checks and 4 required read abstractions to show robustness (our method didn't succeed on one of the programs in the benchmark, explained at the end of this section). Except Chase-Lev, the initial versions of all the 12 examples are trace robust<sup>2</sup>. Besides Chase-Lev, read-abstractions are equivalent to the original programs in terms of reachable shared variable configurations. Detailed information for these examples can be found in Table 1.

To check whether writes/reads are left/right movers and the soundness of abstractions, we have used the tool CIVL [13]. This tool allows to prove assertions about concurrent programs (Owicki-Gries annotations) and also to check whether an instruction is a left/right mover. The buffer-free read instructions reachable from a write before a fence were obtained using a trivial analysis of the control-flow graph (CFG) of the program. This method is a sound approximation of the definition in Sect. 4 but it was sufficient for all the examples.

Our method was not precise enough to prove robustness for only one example, named as nbw-w-lr-rl in [7]. This program contains a method with explicit calls to the lock and unlock methods of a spinlock. The instruction that writes to the lock variable inside the unlock method is not atomic, because of the reads from the lock variable and the calls to the getAndSet primitive inside the lock method. Abstracting the reads from the lock variable is not sufficient in this case due to the conflicts with getAndSet actions. However, we believe that read abstractions could be extended to getAndSet instructions (which both read and write to a shared variable atomically) in order to deal with this example.

<sup>&</sup>lt;sup>2</sup> If we consider the standard notion of so (that relates any two writes on the same variable independent of their values), all examples except MCSLock and dc-locking become non trace robust.

Table 1. Benchmark results. The second column (RB) stands for the robustness status of the original program according to our extended hb definition. RA column shows the number of read abstractions performed. RM column represents the number of read instructions that are checked to be right movers and the LM column represents the write instructions that are shown to be left movers. PO shows the total number of proof obligations generated and VT stands for the total verification time in seconds.

Name	RB	RA	RM	LM	РО	VT
Chase-Lev	_	1	2	-	149	0.332
FIFO-iWSQ	+	-	2	-	124	0.323
LIFO-iWSQ	+	-	1	-	109	0.305
Anchor-iWSQ	+	-	1	-	109	0.309
MCSLock	+	2	2	-	233	0.499
r+detour	+	-	1	-	53	0.266
r+detours	+	-	1	-	64	0.273
sb+detours+coh	+	-	2	-	108	0.322
sb+detours	+	-	1	1	125	0.316
write+r+coh	+	-	1	-	78	0.289
write+r	+	-	1	-	48	0.261
dc-locking	+	1	4	1	52	0.284
inline_pgsql	+	2	2	-	90	0.286

### 7 Related Work

The weakest correctness criterion that enables SC reasoning for proving invariants of programs running under TSO is *state-robustness* i.e., the reachable set of states is the same under both SC and TSO. However, this problem has high complexity (non-primitive recursive for programs with a finite number of threads and a finite data domain [6]). Therefore, it is difficult to come up with an efficient and precise solution. A symbolic decision procedure is presented in [1] and over-approximate analyses are proposed in [14,15].

Due to the high complexity of state-robustness, stronger correctness criteria with lower complexity have been proposed. Trace-robustness (that we call simply robustness in our paper) is one of the most studied criteria in the literature. Bouajjani et al. [9] have proved that deciding trace-robustness is PSPACE-complete, resp., EXPSPACE-complete, for a finite, resp., unbounded, number of threads and a finite data domain.

There are various tools for checking trace-robustness. TRENCHER [7] applies to bounded-thread programs with finite data. In theory, the approach in Trencher can be applied to infinite-state programs, but implementing it is not obvious because it requires solving non-trivial reachability queries in such programs. In comparison, our approach (and our implementation based on CIVL) applies to infinite state programs. All our examples consider infinite data domains, while

Chase-Lev, FIFO-iWSQ, LIFO-iWSQ, Anchor-iWSQ, MCSLock, dc-locking and inline\_pgsql have an unbounded number of threads. MUSKETEER [4] provides an approximate solution by checking existence of critical cycles on the control-flow graph. While Musketeer can deal with infinite data (since data is abstracted away), it is restricted to bounded-thread programs. Thus, it cannot deal with the unbounded thread examples mentioned above. Furthermore, Musketeer cannot prove robust even some examples with finitely many threads, e.g., nbw\_w\_wr, write+r, r+detours, sb+detours+coh. Other tools for approximate robustness checking, to which we compare in similar ways, have been proposed in [5,10,11].

Besides trace-robustness, there are other correctness criteria like triangular race freedom (TRF) and persistence that are stronger than state-robustness. Persistence [2] is incomparable to trace-robustness, and TRF [18] is stronger than both trace-robustness and persistence. Our method can verify examples that are state-robust but neither persistent nor TRF.

Reduction and abstraction techniques were used for reasoning on SC programs. QED [12] is a tool that supports statement transformations as a way of abstracting programs combined with a mover analysis. Also, CIVL [13] allows proving location assertions in the context of the Owicki-Gries logic which is enhanced with Lipton's reduction theory [17]. Our work enables the use of such tools for reasoning about the TSO semantics of a program.

## References

- Abdulla, P.A., Atig, M.F., Chen, Y.-F., Leonardsson, C., Rezine, A.: Counter-example guided fence insertion under TSO. In: Flanagan, C., König, B. (eds.) TACAS 2012. LNCS, vol. 7214, pp. 204–219. Springer, Heidelberg (2012). https://doi.org/10.1007/978-3-642-28756-5\_15
- Abdulla, P.A., Atig, M.F., Ngo, T.-P.: The best of both worlds: trading efficiency and optimality in fence insertion for TSO. In: Vitek, J. (ed.) ESOP 2015. LNCS, vol. 9032, pp. 308–332. Springer, Heidelberg (2015). https://doi.org/10.1007/978-3-662-46669-8\_13
- 3. Adve, S.V., Hill, M.D.: A unified formalization of four shared-memory models. IEEE Trans. Parallel Distrib. Syst. 4(6), 613–624 (1993)
- Alglave, J., Kroening, D., Nimal, V., Poetzl, D.: Don't sit on the fence. In: Biere, A., Bloem, R. (eds.) CAV 2014. LNCS, vol. 8559, pp. 508–524. Springer, Cham (2014). https://doi.org/10.1007/978-3-319-08867-9\_33
- Alglave, J., Maranget, L.: Stability in weak memory models. In: Gopalakrishnan, G., Qadeer, S. (eds.) CAV 2011. LNCS, vol. 6806, pp. 50–66. Springer, Heidelberg (2011). https://doi.org/10.1007/978-3-642-22110-1\_6
- Atig, M.F., Bouajjani, A., Burckhardt, S., Musuvathi, M.: On the verification problem for weak memory models. ACM Sigplan Not. 45(1), 7–18 (2010)
- Bouajjani, A., Derevenetc, E., Meyer, R.: Checking and enforcing robustness against TSO. In: Felleisen, M., Gardner, P. (eds.) ESOP 2013. LNCS, vol. 7792, pp. 533–553. Springer, Heidelberg (2013). https://doi.org/10.1007/978-3-642-37036-6\_29
- 8. Bouajjani, A., Enea, C., Mutluergil, S.O., Tasiran, S.: Reasoning about TSO programs using reduction and abstraction. CoRR, abs/1804.05196 (2018)

- 9. Bouajjani, A., Meyer, R., Möhlmann, E.: Deciding robustness against total store ordering. In: Aceto, L., Henzinger, M., Sgall, J. (eds.) ICALP 2011. LNCS, vol. 6756, pp. 428–440. Springer, Heidelberg (2011). https://doi.org/10.1007/978-3-642-22012-8\_34
- Burckhardt, S., Musuvathi, M.: Effective program verification for relaxed memory models. In: Gupta, A., Malik, S. (eds.) CAV 2008. LNCS, vol. 5123, pp. 107–120. Springer, Heidelberg (2008). https://doi.org/10.1007/978-3-540-70545-1\_12
- Burnim, J., Sen, K., Stergiou, C.: Sound and complete monitoring of sequential consistency for relaxed memory models. In: Abdulla, P.A., Leino, K.R.M. (eds.) TACAS 2011. LNCS, vol. 6605, pp. 11–25. Springer, Heidelberg (2011). https://doi.org/10.1007/978-3-642-19835-9\_3
- 12. Elmas, T., Qadeer, S., Tasiran, S.: A calculus of atomic actions. In: ACM Symposium on Principles of Programming Languages, p. 14. Association for Computing Machinery Inc., January 2009
- 13. Hawblitzel, C., Qadeer, S., Tasiran, S.: Automated and modular refinement reasoning for concurrent programs. In: Computer Aided Verification (2015)
- Kuperstein, M., Vechev, M., Yahav, E.: Partial-coherence abstractions for relaxed memory models. In: ACM SIGPLAN Notices, vol. 46, pp. 187–198. ACM (2011)
- Kuperstein, M., Vechev, M., Yahav, E.: Automatic inference of memory fences. ACM SIGACT News 43(2), 108–123 (2012)
- Lamport, L.: How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Trans. Comput. 100(9), 690-691 (1979)
- 17. Lipton, R.J.: Reduction: a method of proving properties of parallel programs. Commun. ACM 18(12), 717–721 (1975)
- 18. Owens, S.: Reasoning about the implementation of concurrency abstractions on x86-TSO. In: D'Hondt, T. (ed.) ECOOP 2010. LNCS, vol. 6183, pp. 478–503. Springer, Heidelberg (2010). https://doi.org/10.1007/978-3-642-14107-2\_23
- Sewell, P., Sarkar, S., Owens, S., Nardelli, F.Z., Myreen, M.O.: x86-TSO: a rigorous and usable programmer's model for x86 multiprocessors. Commun. ACM 53(7), 89-97 (2010)
- Shasha, D., Snir, M.: Efficient and correct execution of parallel programs that share memory. ACM Trans. Program. Lang. Syst. (TOPLAS) 10(2), 282–312 (1988)

Open Access This chapter is licensed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license and indicate if changes were made.

The images or other third party material in this chapter are included in the chapter's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the chapter's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder.

