



# On Parallel Snapshot Isolation and Release/Acquire Consistency

Azalea Raad<sup>1</sup>(✉), Ori Lahav<sup>2</sup>, and Viktor Vafeiadis<sup>1</sup>

<sup>1</sup> MPI-SWS, Kaiserslautern, Germany  
{azalea,viktor}@mpi-sws.org

<sup>2</sup> Tel Aviv University, Tel Aviv, Israel  
orilahav@tau.ac.il

**Abstract.** Parallel snapshot isolation (PSI) is a standard transactional consistency model used in databases and distributed systems. We argue that PSI is also a useful formal model for software transactional memory (STM) as it has certain advantages over other consistency models. However, the formal PSI definition is given declaratively by acyclicity axioms, which most programmers find hard to understand and reason about.

To address this, we develop a simple lock-based reference implementation for PSI built on top of the release-acquire memory model, a well-behaved subset of the C/C++11 memory model. We prove that our implementation is sound and complete against its higher-level declarative specification.

We further consider an extension of PSI allowing transactional and non-transactional code to interact, and provide a sound and complete reference implementation for the more general setting. Supporting this interaction is necessary for adopting a transactional model in programming languages.

## 1 Introduction

Following the widespread use of transactions in databases, *software transactional memory* (STM) [19, 35] has been proposed as a programming language abstraction that can radically simplify the task of writing correct and efficient concurrent programs. It provides the illusion of blocks of code, called *transactions*, executing atomically and in isolation from any other such concurrent blocks.

In theory, STM is great for programmers as it allows them to concentrate on the high-level algorithmic steps of solving a problem and relieves them of such concerns as the low-level details of enforcing mutual exclusion. In practice, however, the situation is far from ideal as the semantics of transactions in the context of non-transactional code is not at all settled. Recent years have seen a plethora of different STM implementations [1–3, 6, 17, 20], each providing a slightly different—and often unspecified—semantics to the programmer.

Simple models in the literature are lock-based, such as *global lock atomicity* (GLA) [28] (where a transaction must acquire a global lock prior to execution and

release it afterwards) and *disjoint lock atomicity* (DLA) [28] (where a transaction must acquire all locks associated with the locations it accesses prior to execution and release them afterwards), which provide *serialisable* transactions. That is, all transactions appear to have executed atomically one after another in some total order. The problem with these models is largely their implementation cost, as they impose too much synchronisation between transactions.

The database community has long recognised this performance problem and has developed weaker transactional models that do not guarantee serialisability. The most widely used such model is *snapshot isolation* (SI) [10], implemented by major databases, both centralised (e.g. Oracle and MS SQL Server) and distributed [16, 30, 33], as well as in STM [1, 11, 25, 26]. In this article, we focus on a closely related model, *parallel snapshot isolation* (PSI) [36], which is known to provide better scalability and availability in large-scale geo-replicated systems. SI and PSI allow conflicting transactions to execute concurrently and to commit successfully, so long as they do not have a write-write conflict. This in effect allows reads of SI/PSI transactions to read from an earlier memory snapshot than the one affected by their writes, and permits outcomes such as the following:

$$\text{Initially, } x = y = 0$$

$$\mathbf{T1:} \left[ \begin{array}{l} x := 1; \\ a := y; \text{ //reads } 0 \end{array} \right] \parallel \mathbf{T2:} \left[ \begin{array}{l} y := 1; \\ b := x; \text{ //reads } 0 \end{array} \right] \quad (\text{SB+txs})$$

The above is also known as the *write skew* anomaly in the database literature [14]. Such outcomes are analogous to those allowed by weak memory models, such as x86-TSO [29, 34] and C11 [9], for non-transactional programs. In this article, we consider—to the best of our knowledge for the first time—PSI as a possible model for STM, especially in the context of a concurrent language such as C/C++ with a weak memory model. In such contexts, programmers are already familiar with weak behaviours such as that exhibited by SB+txs above.

A key reason why PSI is more suitable for a programming language than SI (or other stronger models) is *performance*. This is analogous to why C/C++ adopted non-multi-copy-atomicity (allowing two different threads to observe a write by a third thread at different times) as part of their concurrency model. Consider the following “IRIW” (independent reads of independent writes) litmus test:

$$\text{Initially, } x = y = 0$$

$$\mathbf{T1:} \left[ \begin{array}{l} x := 1; \end{array} \right] \parallel \mathbf{T2:} \left[ \begin{array}{l} a := x; \text{ //reads } 0 \\ b := y; \text{ //reads } 0 \end{array} \right] \parallel \mathbf{T3:} \left[ \begin{array}{l} c := y; \text{ //reads } 0 \\ d := x; \text{ //reads } 0 \end{array} \right] \parallel \mathbf{T4:} \left[ \begin{array}{l} y := 1; \end{array} \right] \quad (\text{IRIW+txs})$$

In the annotated behaviour, transactions T2 and T3 disagree on the relative order of transactions T1 and T4. Under PSI, this behaviour (called the *long fork anomaly*) is allowed, as T1 and T4 are not ordered—they commit in parallel—but it is disallowed under SI. This intuitively means that SI must impose ordering guarantees even on transactions that do not access a common location, and can be rather costly in the context of a weakly consistent system.

A second reason why PSI is much more suitable than SI is that it has better properties. A key intuitive property a programmer might expect of transactions is *monotonicity*. Suppose, in the (SB+txs) program we split the two transactions into four smaller ones as follows:

$$\begin{array}{l} \text{Initially, } x = y = 0 \\ \text{T1: } [x := 1; \\ \text{T3: } [a := y; \text{//reads } 0 \end{array} \parallel \begin{array}{l} \text{T2: } [y := 1; \\ \text{T4: } [b := x; \text{//reads } 0 \end{array} \quad (\text{SB+txs+chop})$$

One might expect that if the annotated behaviour is allowed in (SB+txs), it should also be allowed in (SB+txs+chop). This indeed is the case for PSI, but not for SI! In fact, in the extreme case where every transaction contains a single access, SI provides serialisability. Nevertheless, PSI currently has two significant drawbacks, preventing its widespread adoption. We aim to address these here.

The first PSI drawback is that its formal semantics can be rather daunting for the uninitiated as it is defined declaratively in terms of acyclicity constraints. What is missing is perhaps a simple lock-based reference implementation of PSI, similar to the lock-based implementations of GLA and DLA, that the programmers can readily understand and reason about. As an added benefit, such an implementation can be viewed as an operational model, forming the basis for developing program logics for reasoning about PSI programs.

Although Cerone et al. [15] proved their declarative PSI specification equivalent to an implementation strategy of PSI in a distributed system with replicated storage over causal consistency, their implementation is not suitable for reasoning about *shared-memory* programs. In particular, it cannot help the programmers determine how transactional and non-transactional accesses may interact.

As our first contribution, in Sect. 4 we address this PSI drawback by providing a simple lock-based reference implementation that we prove equivalent to its declarative specification. Typically, one proves that an implementation is *sound* with respect to a declarative specification—i.e. every behaviour observable in the implementation is accounted for in the declarative specification. Here, we also want the other direction, known as *completeness*, namely that every behaviour allowed by the specification is actually possible in the implementation. Having a (simple) complete implementation is very useful for programmers, as it may be easier to understand and experiment with than the declarative specification.

Our reference implementation is built in the *release-acquire* fragment of the C/C++ memory model [8, 9, 21], using sequence locks [13, 18, 23, 32] to achieve the correct transactional semantics.

The second PSI drawback is that its study so far has not accounted for the subtle effects of non-transactional accesses and how they interact with transactional accesses. While this scenario does not arise in ‘closed world’ systems such as databases, it is crucially important in languages such as C/C++ and Java, where one cannot afford the implementation cost of making every access transactional so that it is “strongly isolated” from other concurrent transactions.

Therefore, as our second contribution, in Sect. 5 we extend our basic reference implementation to make it robust under uninstrumented non-transactional

accesses, and characterise declaratively the semantics we obtain. We call this extended model RPSI (for “robust PSI”) and show that it gives reasonable semantics even under scenarios where transactional and non-transactional accesses are mixed.

**Outline.** The remainder of this article is organised as follows. In Sect. 2 we present an overview of our contributions and the necessary background information. In Sect. 3 we provide the formal model of the C11 release/acquire fragment and describe how we extend it to specify the behaviour of STM programs. In Sect. 4 we present our PSI reference implementation (without non-transactional accesses), demonstrating its soundness and completeness against the declarative PSI specification. In Sect. 5 we formulate a declarative specification for RPSI as an extension of PSI accounting for non-transactional accesses. We then present our RPSI reference implementation, demonstrating its soundness and completeness against our proposed declarative specification. We conclude and discuss future work in Sect. 6.

## 2 Background and Main Ideas

One of the main differences between the specification of database transactions and those of STM is that STM specifications must additionally account for the interactions between *mixed-mode* (both transactional and non-transactional) accesses to the same locations. To characterise such interactions, Blundell et al. [12, 27] proposed the notions of *weak* and *strong atomicity*, often referred to as weak and strong isolation. Weak isolation guarantees isolation only amongst transactions: the intermediate state of a transaction cannot affect or be affected by other transactions, but no such isolation is guaranteed with respect to non-transactional code (e.g. the accesses of a transaction may be interleaved by those of non-transactional code.). By contrast, strong isolation additionally guarantees full isolation from non-transactional code. Informally, each non-transactional access is considered as a transaction with a single access. In what follows, we explore the design choices for implementing STMs under each isolation model (Sect. 2.1), provide an intuitive account of the PSI model (Sect. 2.2), and describe the key requirements for implementing PSI and how we meet them (Sect. 2.3).

### 2.1 Implementing Software Transactional Memory

Implementing STMs under either strong or weak isolation models comes with a number of challenges. Implementing strongly isolated STMs requires a conflict detection/avoidance mechanism between transactional and non-transactional code. That is, unless non-transactional accesses are instrumented to adhere to the same access policies, conflicts involving non-transactional code cannot be detected. For instance, in order to guarantee strong isolation under the GLA model [28] discussed earlier, non-transactional code must be modified to acquire the global lock prior to each shared access and release it afterwards.

Implementing weakly-isolated STMs requires a careful handling of aborting transactions as their intermediate state may be observed by non-transactional code. Ideally, the STM implementation must ensure that the intermediate state of aborting transactions is not leaked to non-transactional code. A transaction may abort either because it failed to commit (e.g. due to a conflict), or because it encountered an explicit abort instruction in the transactional code. In the former case, leaks to non-transactional code can be avoided by pessimistic concurrency control (e.g. locks), pre-empting conflicts. In the latter case, leaks can be prevented either by lazy version management (where transactional updates are stored locally and propagated to memory only upon committing), or by disallowing explicit abort instructions altogether – an approach taken by the (weakly isolated) relaxed transactions of the C++ memory model [6].

As mentioned earlier, our aim in this work is to build an STM with PSI guarantees in the RA fragment of C11. As such, instrumenting non-transactional accesses is not feasible and thus our STM guarantees weak isolation. For simplicity, throughout our development we make a few simplifying assumptions: (i) transactions are not nested; (ii) the transactional code is without explicit abort instructions (as with the weakly-isolated transactions of C++ [6]); and (iii) the locations accessed by a transaction can be statically determined. For the latter, of course, a static over-approximation of the locations accessed suffices for the soundness of our implementations.

## 2.2 Parallel Snapshot Isolation (PSI)

The initial model of PSI introduced in [36] is described informally in terms of a multi-version concurrent algorithm as follows. A transaction  $T$  at a replica  $r$  proceeds by taking an initial *snapshot*  $S$  of the shared objects in  $r$ . The execution of  $T$  is then carried out locally: read operations query  $S$  and write operations similarly update  $S$ . Once the execution of  $T$  is completed, it attempts to *commit* its changes to  $r$  and it succeeds *only if* it is not *write-conflicted*. Transaction  $T$  is write-conflicted if another *committed* transaction  $T'$  has written to a location in  $r$  also written to by  $T$ , since it recorded its snapshot  $S$ . If  $T$  fails the conflict check it aborts and may restart the transaction; otherwise, it commits its changes to  $r$ , at which point its changes become visible to all other transactions that take a snapshot of replica  $r$  thereafter. These committed changes are later propagated to other replicas asynchronously.

The main difference between SI and PSI is in the way the committed changes at a replica  $r$  are propagated to other sites in the system. Under the SI model, committed transactions are *globally* ordered and the changes at each replica are propagated to others in this global order. This ensures that all concurrent transactions are observed in the same order by all replicas. By contrast, PSI does not enforce a global order on committed transactions: transactional effects are propagated between replicas in *causal* order. This ensures that, if replica  $r_1$  commits a message  $m$  which is later read at replica  $r_2$ , and  $r_2$  posts a response  $m'$ , no replica can see  $m'$  without having seen the original message  $m$ . However,

causal propagation allows two replicas to observe concurrent events as if occurring in different orders: if  $r_1$  and  $r_2$  concurrently commit messages  $m$  and  $m'$ , then replica  $r_3$  may initially see  $m$  but not  $m'$ , and  $r_4$  may see  $m'$  but not  $m$ . This is best illustrated by the (IRIW+txs) example in Sect. 1.

### 2.3 Towards a Lock-Based Reference Implementation for PSI

While the description of PSI above is suitable for understanding PSI, it is not very useful for integrating the PSI model in languages such as C, C++ or Java. From a programmer’s perspective, in such languages the various threads directly access the shared memory; they do not access their own replicas, which are loosely related to the replicas of other threads. What we would therefore like is an equivalent description of PSI in terms of unreplicated accesses to shared memory and a synchronisation mechanism such as locks.

In effect, we want a definition similar in spirit to *global lock atomicity* (GLA) [28], which is arguably the simplest TM model, and models committed transactions as acquiring a global mutual exclusion lock, then accessing and updating the data in place, and finally releasing the global lock. Naturally, however, the implementation of PSI cannot be that simple.

A first observation is that PSI cannot be simply implemented over sequentially consistent (SC) shared memory.<sup>1</sup> To see this, consider the IRIW+txs program from the introduction. Although PSI allows the annotated behaviour, SC forbids it for the corresponding program without transactions. The point is that under SC, either the  $x := 1$  or the  $y := 1$  write first reaches memory. Suppose, without loss of generality, that  $x := 1$  is written to memory before  $y := 1$ . Then, the possible atomic snapshots of memory are  $x = y = 0$ ,  $x = 1 \wedge y = 0$ , and  $x = y = 1$ . In particular, the snapshot read by T3 is impossible.

To implement PSI we therefore resort to a weaker memory model. Among weak memory models, the “multi-copy-atomic” ones, such as x86-TSO [29, 34], SPARC PSO [37, 38] and ARMv8-Flat [31], also forbid the weak outcome of (IRIW+txs) in the same way as SC, and so are unsuitable for our purpose. We thus consider *release-acquire consistency* (RA) [8, 9, 21], a simple and well-behaved non-multi-copy-atomic model. It is readily available as a subset of the C/C++11 memory model [9] with verified compilation schemes to all major architectures.

RA provides a crucial property that is relied upon in the earlier description of PSI, namely *causality*. In terms of RA, this means that if thread A observes a write  $w$  of thread B, then it also observes all the previous writes of thread B as well as any other writes B observed before performing  $w$ .

A second observation is that using a single lock to enforce mutual exclusion does not work as we need to allow transactions that access disjoint sets of locations to complete in parallel. An obvious solution is to use multiple locks—one

<sup>1</sup> *Sequential consistency* (SC) [24] is the standard model for shared memory concurrency and defines the behaviours of a multi-threaded program as those arising by executing sequentially some interleaving of the accesses of its constituent threads.

per location—as in the *disjoint lock atomicity* (DLA) model [28]. The question remaining is how to implement taking a snapshot at the beginning of a transaction.

A naive attempt is to use reader/writer locks, which allow multiple readers (taking the snapshots) to run in parallel, as long as no writer has acquired the lock. In more detail, the idea is to acquire reader locks for all locations read by a transaction, read the locations and store their values locally, and then release the reader locks. However, as we describe shortly, this approach does not work. Consider the (IRIW+txs) example in Sect. 1. For T2 to get the annotated outcome, it must release its reader lock for  $y$  before T4 acquires it. Likewise, since T3 observes  $y = 1$ , it must acquire its reader lock for  $y$  after T4 releases it. By this point, however, it is transitively after the release of the  $y$  lock by T2, and so, because of causality, it must have observed all the writes observed by T2 by that point—namely, the  $x := 1$  write. In essence, the problem is that reader-writer locks over-synchronise. When two threads acquire the same reader lock, they synchronise, whereas two read-only transactions should never synchronise in PSI.

To resolve this problem, we use *sequence locks* [13, 18, 23, 32]. Under the sequence locking protocol, each location  $x$  is associated with a sequence (version) number  $vx$ , initialised to zero. Each write to  $x$  increments  $vx$  before and after its update, provided that  $vx$  is even upon the first increment. Each read from  $x$  checks  $vx$  before and after reading  $x$ . If both values are the same and even, then there cannot have been any concurrent increments, and the reader must have seen a consistent value. That is,  $\text{read}(x) \triangleq \text{do}\{v:=vx; s:=x\} \text{ while}(\text{is-odd}(v) \mid \mid vx \neq v)$ . Under SC, sequence locks are equivalent to reader-writer locks; however, under RA, they are weaker exactly because readers do not synchronise.

**Handling Non-transactional Accesses.** Let us consider what happens if some of the data accessed by a transaction is modified concurrently by an atomic non-transactional write. Since non-transactional accesses do not acquire any locks, the snapshots taken can include values written by non-transactional accesses. The result of the snapshot then depends on the order in which the variables are read. Consider for example the following litmus test:

$$x := 1; \parallel \mathbf{T}: \begin{cases} a := y; \text{// reads } 1 \\ b := x; \text{// reads } 0 \end{cases}$$

In our implementation, if the transaction’s snapshot reads  $y$  before  $x$ , then the annotated weak behaviour is not possible, because the underlying model (RA) disallows the weak “message passing” behaviour. If, however,  $x$  is read before  $y$  by the snapshot, then the weak behaviour is possible. In essence, this means that the PSI implementation described so far is of little use, when there are races between transactional and non-transactional code.

Another problem is the lack of *monotonicity*. A programmer might expect that wrapping some code in a transaction block will never yield additional

behaviours not possible in the program without transactions. Yet, in this example, removing the T block and unwrapping its code gets rid of the annotated weak behaviour!

To get monotonicity, it seems that snapshots must read the variables in the same order they are accessed by the transactions. How can this be achieved for transactions that say read  $x$ , then  $y$ , and then  $x$  again? Or transactions that depending on some complex condition, access first  $x$  and then  $y$  or vice versa? The key to solving this conundrum is surprisingly simple: *read each variable twice*. In more detail, one takes two snapshots of the locations read by the transaction, and checks that both snapshots return the same values for each location. This ensures that every location is read both before and after every other location in the transaction, and hence all the high-level happens-before orderings in executions of the transactional program are also respected by its implementation.

There is however one caveat: since equality of values is used to determine whether the two snapshots are the same, we will miss cases where different non-transactional writes to a variable write the same value. In our formal development (see Sect. 5), we thus assume that if multiple non-transactional writes write the same value to the same location, they cannot race with the same transaction. This assumption is necessary for the soundness of our implementation and cannot be lifted without instrumenting non-transactional accesses.

### 3 The Release-Acquire Memory Model for STM

We present the notational conventions used in the remainder of this article and proceed with the declarative model of the *release-acquire* (RA) fragment [21] of the C11 memory model [9], in which we implement our STM. In Sect. 3.1 we describe how we extend this formal model to specify the behaviour of STM programs.

**Notation.** Given a relation  $r$  on a set  $A$ , we write  $r^?$ ,  $r^+$  and  $r^*$  for the reflexive, transitive and reflexive-transitive closure of  $r$ , respectively. We write  $r^{-1}$  for the inverse of  $r$ ;  $r|_A$  for  $r \cap A^2$ ;  $[A]$  for the identity relation on  $A$ , i.e.  $\{(a, a) \mid a \in A\}$ ;  $\text{irreflexive}(r)$  for  $\neg \exists a. (a, a) \in r$ ; and  $\text{acyclic}(r)$  for  $\text{irreflexive}(r^+)$ . Given two relations  $r_1$  and  $r_2$ , we write  $r_1; r_2$  for their (left) relational composition, i.e.  $\{(a, b) \mid \exists c. (a, c) \in r_1 \wedge (c, b) \in r_2\}$ . Lastly, when  $r$  is a strict partial order, we write  $r|_{\text{imm}}$  for the *immediate* edges in  $r$ :  $\{(a, b) \in r \mid \neg \exists c. (a, c) \in r \wedge (c, b) \in r\}$ .

The RA model is given by the fragment of the C11 memory model, where all read accesses are acquire (**acq**) reads, all writes are release (**rel**) writes, and all atomic updates (i.e. RMWs) are acquire-release (**acqrel**) updates. The semantics of a program under RA is defined as a set of *consistent executions*.

**Definition 1 (Executions in RA).** Assume a finite set of *locations*  $\text{Loc}$ ; a finite set of *values*  $\text{Val}$ ; and a finite set of *thread identifiers*  $\text{TID}$ . Let  $x, y, z$  range over locations,  $v$  over values and  $\tau$  over thread identifiers. An *RA execution graph of an STM implementation*,  $G$ , is a tuple of the form  $(E, \text{po}, \text{rf}, \text{mo})$  with its nodes given by  $E$  and its edges given by the  $\text{po}$ ,  $\text{rf}$  and  $\text{mo}$  relations such that:




- $E \subset \mathbb{N}$  is a finite set of *events*, and is accompanied with the functions  $\text{tid}(\cdot) : E \rightarrow \text{TID}$  and  $\text{lab}(\cdot) : E \rightarrow \text{LABEL}$ , returning the thread identifier and the label of an event, respectively. We typically use  $a, b$ , and  $e$  to range over events. The label of an event is a tuple of one of the following three forms: (i)  $\text{R}(x, v)$  for *read* events; (ii)  $\text{W}(x, v)$  for *write* events; or (iii)  $\text{U}(x, v, v')$  for *update* events. The  $\text{lab}(\cdot)$  function induces the functions  $\text{typ}(\cdot)$ ,  $\text{loc}(\cdot)$ ,  $\text{val}_r(\cdot)$  and  $\text{val}_w(\cdot)$  that respectively project the type ( $\text{R}, \text{W}$  or  $\text{U}$ ), location, and read/written values of an event, where applicable. The set of *read events* is denoted by  $\mathcal{R} \triangleq \{e \in E \mid \text{typ}(e) \in \{\text{R}, \text{U}\}\}$ ; similarly, the set of *write events* is denoted by  $\mathcal{W} \triangleq \{e \in E \mid \text{typ}(e) \in \{\text{W}, \text{U}\}\}$  and the set of *update events* is denoted by  $\mathcal{U} \triangleq \mathcal{R} \cap \mathcal{W}$ .

We further assume that  $E$  always contains a set  $E_0$  of initialisation events consisting of a write event with label  $\text{W}(x, 0)$  for every  $x \in \text{Loc}$ .

- $\text{po} \subseteq E \times E$  denotes the ‘*program-order*’ relation, defined as a disjoint union of strict total orders, each orders the events of one thread, together with  $E_0 \times (E \setminus E_0)$  that places the initialisation events before any other event.
- $\text{rf} \subseteq \mathcal{W} \times \mathcal{R}$  denotes the ‘*reads-from*’ relation, defined as a relation between write and read events of the same location and value; it is total and functional on reads, i.e. every read event is related to exactly one write event;
- $\text{mo} \subseteq \mathcal{W} \times \mathcal{W}$  denotes the ‘*modification-order*’ relation, defined as a disjoint union of strict orders, each of which totally orders the write events to one location.

We often use “ $G.$ ” as a prefix to project the various components of  $G$  (e.g.  $G.E$ ). Given a relation  $r \subseteq E \times E$ , we write  $r_{\text{loc}}$  for  $r \cap \{(a, b) \mid \text{loc}(a) = \text{loc}(b)\}$ . Analogously, given a set  $A \subseteq E$ , we write  $A_x$  for  $A \cap \{a \mid \text{loc}(a) = x\}$ . Lastly, given the  $\text{rf}$  and  $\text{mo}$  relations, we define the ‘reads-before’ relation  $\text{rb} \triangleq \text{rf}^{-1}; \text{mo} \setminus [E]$ .

Executions of a given program represent traces of shared memory accesses generated by the program. We only consider “partitioned” programs of the form  $\parallel_{\tau \in \text{TID}} c_\tau$ , where  $\parallel$  denotes parallel composition, and each  $c_i$  is a sequential program. The set of executions associated with a given program is then defined by induction over the structure of sequential programs. We do not define this construction formally as it depends on the syntax of the implementation programming language. Each execution of a program  $P$  has a particular program *outcome*, prescribing the final values of local variables in each thread (see example in Fig. 1).



**Fig. 1.** An RA-consistent execution of a transaction-free variant of (IRIW+txs) in Sect. 1, with program outcome  $a = c = 1$  and  $b = d = 0$ .

In this initial stage, the execution outcomes are unrestricted in that there are no constraints on the **rf** and **mo** relations. These restrictions and thus the permitted outcomes of a program are determined by the set of *consistent* executions:

**Definition 2 (RA-consistency).** A program execution  $G$  is *RA-consistent*, written  $\text{RA-consistent}(G)$ , if  $\text{acyclic}(\text{hb}_{loc} \cup \text{mo} \cup \text{rb})$  holds, where  $\text{hb} \triangleq (\text{po} \cup \text{rf})^+$  denotes the ‘RA-happens-before’ relation.

Among all executions of a given program  $P$ , only the *RA-consistent* ones define the allowed outcomes of  $P$ .

### 3.1 Software Transactional Memory in RA: Specification

Our goal in this section is to develop a declarative framework that allows us to specify the behaviour of mixed-mode STM programs under weak isolation guarantees. Whilst the behaviour of transactional code is dictated by the particular isolation model considered (e.g. PSI), the behaviour of non-transactional code and its interaction with transactions is guided by the underlying memory model. As we build our STM in the RA fragment of C11, we assume the behaviour of non-transactional code to conform to the RA memory model. More concretely, we build our specification of a program  $P$  such that (i) in the absence of transactional code, the behaviour of  $P$  is as defined by the RA model; (ii) in the absence of non-transactional code, the behaviour of  $P$  is as defined by the PSI model.

**Definition 3 (Specification Executions).** Assume a finite set of *transaction identifiers* TXID. An *execution graph* of an STM specification,  $\Gamma$ , is a tuple of the form  $(E, \text{po}, \text{rf}, \text{mo}, \mathcal{T})$  where:

- $E \triangleq \mathcal{R} \cup \mathcal{W} \cup \mathcal{B} \cup \mathcal{E}$ , denotes the set of *events* with  $\mathcal{R}$  and  $\mathcal{W}$  defined as the sets of read and write events as described above; and the  $\mathcal{B}$  and  $\mathcal{E}$  respectively denote the set of events marking the *beginning* and *end* of *transactions*. For each event  $a \in \mathcal{B} \cup \mathcal{E}$ , the  $\text{lab}(\cdot)$  function is extended to return **B** when  $a \in \mathcal{B}$ , and **E** when  $a \in \mathcal{E}$ . The  $\text{typ}(\cdot)$  function is accordingly extended to return a type in  $\{\mathbf{R}, \mathbf{W}, \mathbf{U}, \mathbf{B}, \mathbf{E}\}$ , whilst the remaining functions are extended to return default (dummy) values for events in  $\mathcal{B} \cup \mathcal{E}$ .
- $\text{po}$ , **rf** and **mo** denote the ‘*program-order*’, ‘*reads-from*’ and ‘*modification-order*’ relations as described above;
- $\mathcal{T} \subseteq E$  denotes the set of *transactional events* with  $\mathcal{B} \cup \mathcal{E} \subseteq \mathcal{T}$ . For transactional events in  $\mathcal{T}$ , event labels are extended to carry an additional component, namely the associated transaction identifier. As such, a specification graph is additionally accompanied with the function  $\text{tx}(\cdot) : \mathcal{T} \rightarrow \text{TXID}$ , returning the transaction identifier of transactional events. The derived ‘*same-transaction*’ relation,  $\text{st} \in \mathcal{T} \times \mathcal{T}$ , is the equivalence relation given by  $\text{st} \triangleq \{(a, b) \in \mathcal{T} \times \mathcal{T} \mid \text{tx}(a) = \text{tx}(b)\}$ .

We write  $\mathcal{T}/\text{st}$  for the set of equivalence classes of  $\mathcal{T}$  induced by  $\text{st}$ ;  $[a]_{\text{st}}$  for the equivalence class that contains  $a$ ; and  $\mathcal{T}_{\xi}$  for the equivalence class of transaction

$\xi \in \text{TXID}$ :  $\mathcal{T}_\xi \triangleq \{a \mid \text{tx}(a) = \xi\}$ . We write  $\mathcal{NT}$  for non-transactional events:  $\mathcal{NT} \triangleq E \setminus \mathcal{T}$ . We often use “ $\Gamma$ .” as a prefix to project the  $\Gamma$  components.

**Specification Consistency.** The consistency of specification graphs is model-specific in that it is dictated by the guarantees provided by the underlying model. In the upcoming sections, we present two consistency definitions of PSI in terms of our specification graphs that lack cycles of certain shapes. In doing so, we often write  $r_\top$  for lifting a relation  $r \subseteq E \times E$  to transaction classes:  $r_\top \triangleq \text{st}; (r \setminus \text{st}); \text{st}$ . Analogously, we write  $r_1$  to restrict  $r$  to the internal events of a transaction:  $r \cap \text{st}$ .

**Comparison to Dependency Graphs.** Adya et al. proposed *dependency graphs* for declarative specification of transactional consistency models [5, 7]. Dependency graphs are similar to our specification graphs in that they are constructed from a set of nodes and a set of edges (relations) capturing certain dependencies. However, unlike our specification graphs, the nodes in dependency graphs denote entire transactions and not individual events. In particular, Adya et al. propose three types of dependency edges: (i) a *read dependency* edge,  $T_1 \xrightarrow{WR} T_2$ , denotes that transaction  $T_2$  reads a value written by  $T_1$ ; (ii) a *write dependency* edge  $T_1 \xrightarrow{WW} T_2$  denotes that  $T_2$  overwrites a value written by  $T_1$ ; and (iii) an *anti-dependency* edge  $T_1 \xrightarrow{RW} T_2$  denotes that  $T_2$  overwrites a value read by  $T_1$ . Adya’s formalism does not allow for *non-transactional* accesses and it thus suffices to define the dependencies of an execution as edges between transactional classes. In our specification graphs however, we account for both transactional and non-transactional accesses and thus define our relational dependencies between individual events of an execution. However, when we need to relate an entire transaction to another with relation  $r$ , we use the transactional lift ( $r_\top$ ) defined above. In particular, Adya’s dependency edges correspond to ours as follows. Informally, the *WR* corresponds to our  $\text{rf}_\top$ ; the *WW* corresponds to our  $\text{mo}_\top$ ; and the *RW* corresponds to our  $\text{rb}_\top$ . Adya’s dependency graphs have been used to develop declarative specifications of the PSI consistency model [14]. In Sect. 4, we revisit this model, redefine it as specification graphs in our setting, and develop a reference lock-based implementation that is sound and complete with respect to this abstract specification. The model in [14] does not account for non-transactional accesses. To remedy this, later in Sect. 5, we develop a declarative specification of PSI that allows for both transactional and non-transactional accesses. We then develop a reference lock-based implementation that is sound and complete with respect to our proposed model.

## 4 Parallel Snapshot Isolation (PSI)

We present a declarative specification of PSI (Sect. 4.1), and develop a lock-based reference implementation of PSI in the RA fragment (Sect. 4.2). We then demonstrate that our implementation is both sound (Sect. 4.3) and complete (Sect. 4.4) with respect to the PSI specification. Note that the PSI model in this section accounts for transactional code only; that is, throughout this section we assume that  $\Gamma.E = \Gamma.T$ . We lift this assumption later in Sect. 5.

### 4.1 A Declarative Specification of PSI STMs in RA

In order to formally characterise the weak behaviour and anomalies admitted by PSI, Cerone and Gotsman [14, 15] formulated a declarative PSI specification. (In fact, they provide two equivalent specifications: one using dependency graphs proposed by Adya et al. [5, 7]; and the other using abstract executions.) As is standard, they characterise the set of executions admitted under PSI as graphs that lack certain cycles. We present an equivalent declarative formulation of PSI, adapted to use our notation as discussed in Sect. 3. It is straightforward to verify that our definition coincides with the dependency graph specification in [15]. As with [14, 15], throughout this section, we take PSI execution graphs to be those in which  $E = \mathcal{T} \subseteq (\mathcal{R} \cup \mathcal{W}) \setminus \mathcal{U}$ . That is, the PSI model handles transactional code only, consisting solely of read and write events (excluding updates).

**PSI Consistency.** A PSI execution graph  $\Gamma = (E, \text{po}, \text{rf}, \text{mo}, \mathcal{T})$  is *consistent*, written  $\text{psi-consistent}(\Gamma)$ , if the following hold:

- $\text{rf}_I \cup \text{mo}_I \cup \text{rb}_I \subseteq \text{po}$  (INT)
- $\text{irreflexive}((\text{po}_T \cup \text{rf}_T \cup \text{mo}_T)^+; \text{rb}_T^?)$  (EXT)

Informally, INT ensures the consistency of each transaction internally, while EXT provides the synchronisation guarantees among transactions. In particular, we note that the two conditions together ensure that if two read events in the same transaction read from the same location  $x$ , and no write to  $x$  is *po*-between them, then they must read from the same write (known as ‘internal read consistency’).

Next, we provide an alternative formulation of PSI-consistency that is closer in form to RA-consistency. This formulation is the basis of our extension in Sect. 5 with non-transactional accesses.

**Lemma 1.** *A PSI execution graph  $\Gamma = (E, \text{po}, \text{rf}, \text{mo}, \mathcal{T})$  is consistent if and only if  $\text{acyclic}(\text{psi-hb}_{loc} \cup \text{mo} \cup \text{rb})$  holds, where  $\text{psi-hb}$  denotes the ‘PSI-happens-before’ relation, defined as  $\text{psi-hb} \triangleq (\text{po} \cup \text{rf} \cup \text{rf}_T \cup \text{mo}_T)^+$ .*

*Proof.* The full proof is provided in the technical appendix [4].

Note that this acyclicity condition is rather close to that of RA-consistency definition presented in Sect. 3, with the sole difference being the definition of ‘happens-before’ relation by replacing **hb** with **psi-hb**. The relation **psi-hb** is a strict extension of **hb** with  $\text{rf}_T \cup \text{mo}_T$ , which captures additional synchronisation guarantees resulting from transaction orderings, as described shortly. As in RA-consistency, the *po* and *rf* are included in the ‘PSI-happens-before’ relation **psi-hb**. Additionally, the  $\text{rf}_T$  and  $\text{mo}_T$  also contribute to **psi-hb**.

Intuitively, the  $\text{rf}_T$  corresponds to synchronisation due to causality between transactions. A transaction  $T_1$  is causally-ordered before transaction  $T_2$ , if  $T_1$  writes to  $x$  and  $T_2$  later (in ‘happens-before’ order) reads  $x$ . The inclusion of  $\text{rf}_T$  ensures that  $T_2$  cannot read from  $T_1$  without observing its entire effect. This in turn ensures that transactions exhibit an atomic ‘all-or-nothing’ behaviour. In particular, transactions cannot mix-and-match the values they read.

<pre> 0. for (x ∈ WS) lock vx; 1. for (x ∈ RS) { 2.   a := vx; 3.   if (is-odd(a) &amp;&amp; x ∉ WS) continue; 4.   if (x ∉ WS) v[x] := a; 5.   s[x] := x; } 6. for (x ∈ RS) 7.   if (¬valid(x)) goto line 1; 8. <math>\llbracket T \rrbracket</math>; 9. for (x ∈ WS) unlock vx; </pre>	<pre> lock vx <math>\triangleq</math>   retry: v[x] := vx;          if (is-odd(v[x]))            goto retry;          if (!CAS(vx, v[x], v[x]+1))            goto retry; unlock vx <math>\triangleq</math> vx := v[x] + 2  valid(x) <math>\triangleq</math> vx == v[x] valid<sub>RPSI</sub>(x) <math>\triangleq</math> vx == v[x] &amp;&amp; x == s[x]  <math>\llbracket a := x \rrbracket \triangleq a := s[x]</math> <math>\llbracket x := a \rrbracket \triangleq x := a; s[x] := a</math> <math>\llbracket S_1; S_2 \rrbracket \triangleq \llbracket S_1 \rrbracket; \llbracket S_2 \rrbracket</math> <math>\llbracket \text{while}(e) S \rrbracket \triangleq \text{while}(e) \llbracket S \rrbracket</math> ... and so on ... </pre>
--	--

**Fig. 2.** PSI implementation of transaction  $T$  given  $RS$ ,  $WS$ ; the RPSI implementation (Sect. 5) is obtained by replacing `valid` on line 7 with `validRPSI`.

For instance, if  $T_1$  writes to both  $x$  and  $y$ , transaction  $T_2$  may not read the value of  $x$  from  $T_1$  but read the value of  $y$  from an earlier (in ‘happens-before’ order) transaction  $T_0$ .

The  $\text{mo}_T$  corresponds to synchronisation due to conflicts between transactions. Its inclusion enforces the write-conflict-freedom of PSI transactions. In other words, if two transactions  $T_1$  and  $T_2$  both write to the same location  $x$  via events  $w_1$  and  $w_2$  such that  $w_1 \xrightarrow{\text{mo}} w_2$ , then  $T_1$  must commit before  $T_2$ , and thus the entire effect of  $T_1$  must be visible to  $T_2$ .

## 4.2 A Lock-Based PSI Implementation in RA

We present an operational model of PSI that is both sound and complete with respect to the declarative semantics in Sect. 4.1. To this end, in Fig. 2 we develop a pessimistic (lock-based) reference implementation of PSI using sequence locks [13, 18, 23, 32], referred to as *version locks* in our implementation. In order to avoid taking a snapshot of the *entire* memory and thus decrease the locking overhead, we assume that a transaction  $T$  is supplied with its *read set*,  $RS$ , containing those locations that are read by  $T$ . Similarly, we assume  $T$  to be supplied with its *write set*,  $WS$ , containing the locations updated by  $T$ .<sup>2</sup>

The implementation of  $T$  proceeds by exclusively acquiring the version locks on all locations in its write set (line 0). It then obtains a snapshot of the locations in its read set by inspecting their version locks, as described shortly, and subsequently recording their values in a thread-local array  $s$  (lines 1–7). Once a snapshot is recorded, the execution of  $T$  proceeds locally (via  $\llbracket T \rrbracket$  on line 8) as

<sup>2</sup> A conservative estimate of  $RS$  and  $WS$  can be obtained by simple syntactic analysis.

follows. Each read operation consults the local snapshot in  $\mathbf{s}$ ; each write operation updates the memory eagerly (in-place) and subsequently updates its local snapshot to ensure correct lookup for future reads. Once the execution of  $T$  is concluded, the version locks on the write set are released (line 9). Observe that as the writer locks are acquired pessimistically, we do not need to check for write-conflicts in the implementation.

To facilitate our locking implementation, we assume that each location  $x$  is associated with a version lock at address  $x+1$ , written  $vx$ . The value held by a version lock  $vx$  may be in one of two categories: (i) an even number, denoting that the lock is free; or (ii) an odd number, denoting that the lock is exclusively held by a writer. For a transaction to write to a location  $x$  in its write set  $WS$ , the  $x$  version lock ( $vx$ ) must be acquired exclusively by calling `lock vx`. Each call to `lock vx` reads the value of  $vx$  and stores it in  $v[x]$ , where  $v$  is a thread-local array. It then checks if the value read is even ( $vx$  is free) and if so it atomically increments it by 1 (with a ‘compare-and-swap’ operation), thus changing the value of  $vx$  to an odd number and acquiring it exclusively; otherwise it repeats this process until the version lock is successfully acquired. Conversely, each call to `unlock vx` updates the value of  $vx$  to  $v[x]+2$ , restoring the value of  $vx$  to an even number and thus releasing it. Note that deadlocks can be avoided by imposing an ordering on locks and ensuring their in-order acquisition by all transactions. For simplicity however, we have elided this step as we are not concerned with progress or performance issues here and our main objective is a reference implementation of PSI in RA.

Analogously, for a transaction to read from the locations in its read set  $RS$ , it must record a snapshot of their values (lines 1–7). To obtain a snapshot of location  $x$ , the transaction must ensure that  $x$  is not currently being written to by another transaction. It thus proceeds by reading the value of  $vx$  and recording it in  $v[x]$ . If  $vx$  is free (the value read is even) or  $x$  is in its write set  $WS$ , the value of  $x$  can be freely read and tentatively stored in  $s[x]$ . In the latter case, the transaction has already acquired the exclusive lock on  $vx$  and is thus safe in the knowledge that no other transaction is currently updating  $x$ . Once a *tentative* snapshot of all locations is obtained (lines 1–5), the transaction must *validate* it by ensuring that it reflects the values of the read set at a single point in time (lines 6–7). To do this, it revisits the version locks, inspecting whether their values have changed (by checking them against  $v$ ) since it recorded its snapshot. If so, then an intermediate update has intervened, potentially invalidating the obtained snapshot; the transaction thus restarts the snapshot process. Otherwise, the snapshot is successfully validated and returned in  $\mathbf{s}$ .

### 4.3 Implementation Soundness

The PSI implementation in Fig. 2 is *sound*: for each RA-consistent implementation graph  $G$ , a corresponding specification graph  $I$  can be constructed such that  $\text{psi-consistent}(I)$  holds. In what follows we state our soundness theorem and briefly describe our construction of consistent specification graphs. We refer the reader to the technical appendix [4] for the full soundness proof.

**Theorem 1 (Soundness).** *For all RA-consistent implementation graphs  $G$  of the implementation in Fig. 2, there exists a PSI-consistent specification graph  $\Gamma$  of the corresponding transactional program that has the same program outcome.*

**Constructing Consistent Specification Graphs.** Observe that given an execution of our implementation with  $t$  transactions, the trace of each transaction  $i \in \{1 \dots t\}$  is of the form  $\theta_i = Ls_i \xrightarrow{po} FS_i \xrightarrow{po} S_i \xrightarrow{po} Ts_i \xrightarrow{po} Us_i$ , where  $Ls_i$ ,  $FS_i$ ,  $S_i$ ,  $Ts_i$  and  $Us_i$  respectively denote the sequence of events acquiring the version locks, attempting but failing to obtain a valid snapshot, recording a valid snapshot, performing the transactional operations, and releasing the version locks. For each transactional trace  $\theta_i$  of our implementation, we thus construct a corresponding trace of the specification as  $\theta'_i = B_i \xrightarrow{po} Ts'_i \xrightarrow{po} E_i$ , where  $B_i$  and  $E_i$  denote the transaction begin and end events ( $\text{lab}(B_i)=B$  and  $\text{lab}(E_i)=E$ ). When  $Ts_i$  is of the form  $t_1 \xrightarrow{po} \dots \xrightarrow{po} t_n$ , we construct  $Ts'_i$  as  $t'_1 \xrightarrow{po} \dots \xrightarrow{po} t'_n$  with each  $t'_j$  defined either as  $t'_j \triangleq R(x, v)$  when  $t_j = R(s[x], v)$  (i.e. the corresponding implementation event is a read event); or as  $t'_j \triangleq W(x, v)$  when  $t_j = W(s[x], v) \xrightarrow{po} W(s[x], v)$ .

For each specification trace  $\theta'_i$  we construct the ‘reads-from’ relation as:

$$RF_i \triangleq \left\{ (w, t'_j) \left| \begin{array}{l} t'_j \in Ts'_i \wedge \exists x, v. t'_j = R(x, v) \wedge w = W(x, v) \\ \wedge (w \in Ts'_i \Rightarrow w \xrightarrow{po} t'_j \wedge \\ \quad (\forall e \in Ts'_i. w \xrightarrow{po} e \xrightarrow{po} t'_j \Rightarrow (\text{loc}(e) \neq x \vee e \notin \mathcal{W}))) \\ \wedge (w \notin Ts'_i \Rightarrow (\forall e \in Ts'_i. (e \xrightarrow{po} t'_j \Rightarrow (\text{loc}(e) \neq x \vee e \notin \mathcal{W})) \\ \quad \wedge \exists r' \in S_i. \text{loc}(r') = x \wedge (w, r') \in G.\text{rf})) \end{array} \right. \right\}$$

That is, we construct our graph such that each read event  $t'_j$  from location  $x$  in  $Ts'_i$  either (i) is preceded by a write event  $w$  to  $x$  in  $Ts'_i$  without an intermediate write in between them and thus ‘reads-from’  $w$  (lines two and three); or (ii) is not preceded by a write event in  $Ts'_i$  and thus ‘reads-from’ the write event  $w$  from which the initial snapshot read  $r'$  in  $S_i$  obtained the value of  $x$  (last two lines).

Given a consistent implementation graph  $G = (E, po, \text{rf}, \text{mo})$ , we construct a consistent specification graph  $\Gamma = (E, po, \text{rf}, \text{mo}, \mathcal{T})$  such that:

- $\Gamma.E \triangleq \bigcup_{i \in \{1 \dots t\}} \theta'_i.E$  – the events of  $\Gamma.E$  is the union of events in each transaction trace  $\theta'_i$  of the specification constructed as above;
- $\Gamma.po \triangleq G.po|_{\Gamma.E}$  – the  $\Gamma.po$  is that of  $G.po$  limited to the events in  $\Gamma.E$ ;
- $\Gamma.\text{rf} \triangleq \bigcup_{i \in \{1 \dots t\}} RF_i$  – the  $\Gamma.\text{rf}$  is the union of  $RF_i$  relations defined above;
- $\Gamma.\text{mo} \triangleq G.\text{mo}|_{\Gamma.E}$  – the  $\Gamma.\text{mo}$  is that of  $G.\text{mo}$  limited to the events in  $\Gamma.E$ ;
- $\Gamma.\mathcal{T} \triangleq \Gamma.E$ , where for each  $e \in \Gamma.\mathcal{T}$ , we define  $\text{tx}(e) = i$  when  $e \in \theta'_i$ .

#### 4.4 Implementation Completeness

The PSI implementation in Fig. 2 is *complete*: for each consistent specification graph  $\Gamma$  a corresponding implementation graph  $G$  can be constructed such that  $\text{RA-consistent}(G)$  holds. We next state our completeness theorem and describe

our construction of consistent implementation graphs. We refer the reader to the technical appendix [4] for the full completeness proof.

**Theorem 2 (Completeness).** *For all PSI-consistent specification graphs  $\Gamma$  of a transactional program, there exists an RA-consistent execution graph  $G$  of the implementation in Fig. 2 that has the same program outcome.*

**Constructing Consistent Implementation Graphs.** In order to construct an execution graph of the implementation  $G$  from the specification  $\Gamma$ , we follow similar steps as those in the soundness construction, in reverse order. More concretely, given each trace  $\theta'_i$  of the specification, we construct an analogous trace of the implementation by inserting the appropriate events for acquiring and inspecting the version locks, as well as obtaining a snapshot. For each transaction class  $\mathcal{T}_i \in \mathcal{T}/\text{st}$ , we must first determine its read and write sets and subsequently decide the order in which the version locks are acquired (for locations in the write set) and inspected (for locations in the read set). This then enables us to construct the ‘reads-from’ and ‘modification-order’ relations for the events associated with version locks.

Given a consistent execution graph of the specification  $\Gamma = (E, \text{po}, \text{rf}, \text{mo}, \mathcal{T})$ , and a transaction class  $\mathcal{T}_i \in \Gamma.\mathcal{T}/\text{st}$ , we write  $\text{WS}_{\mathcal{T}_i}$  for the set of locations written to by  $\mathcal{T}_i$ . That is,  $\text{WS}_{\mathcal{T}_i} \triangleq \bigcup_{e \in \mathcal{T}_i \cap \mathcal{W}} \text{loc}(e)$ . Similarly, we write  $\text{RS}_{\mathcal{T}_i}$  for the set of locations read from by  $\mathcal{T}_i$ , prior to being written to by  $\mathcal{T}_i$ . For each location  $\mathbf{x}$  read from by  $\mathcal{T}_i$ , we additionally record the first read event in  $\mathcal{T}_i$  that retrieved the value of  $\mathbf{x}$ . That is,

$$\text{RS}_{\mathcal{T}_i} \triangleq \left\{ (\mathbf{x}, r) \mid r \in \mathcal{T}_i \cap \mathcal{R}_{\mathbf{x}} \wedge \neg \exists e \in \mathcal{T}_i \cap E_{\mathbf{x}}. e \xrightarrow{\text{po}} r \right\}$$

Note that transaction  $\mathcal{T}_i$  may contain several read events reading from  $\mathbf{x}$ , prior to subsequently updating it. However, the internal-read-consistency property ensures that all such read events read from the same write event. As such, as part of the read set of  $\mathcal{T}_i$  we record the first such read event (in program-order).

Determining the ordering of lock events hinges on the following observation. Given a consistent execution graph of the specification  $\Gamma = (E, \text{po}, \text{rf}, \text{mo}, \mathcal{T})$ , let for each location  $\mathbf{x}$  the total order  $\text{mo}$  be given as:  $w_1 \xrightarrow{\text{mo}|_{\text{imm}}} \dots \xrightarrow{\text{mo}|_{\text{imm}}} w_{n_{\mathbf{x}}}$ . Observe that this order can be broken into adjacent segments where the events of each segment belong to the *same* transaction. That is, given the transaction classes  $\Gamma.\mathcal{T}/\text{st}$ , the order above is of the following form where  $\mathcal{T}_1, \dots, \mathcal{T}_m \in \Gamma.\mathcal{T}/\text{st}$  and for each such  $\mathcal{T}_i$  we have  $\mathbf{x} \in \text{WS}_{\mathcal{T}_i}$  and  $w_{(i,1)} \dots w_{(i,n_i)} \in \mathcal{T}_i$ :

$$\underbrace{w_{(1,1)} \xrightarrow{\text{mo}|_{\text{imm}}} \dots \xrightarrow{\text{mo}|_{\text{imm}}} w_{(1,n_1)}}_{\mathcal{T}_1} \xrightarrow{\text{mo}|_{\text{imm}}} \dots \xrightarrow{\text{mo}|_{\text{imm}}} \underbrace{w_{(m,1)} \xrightarrow{\text{mo}|_{\text{imm}}} \dots \xrightarrow{\text{mo}|_{\text{imm}}} w_{(m,n_m)}}_{\mathcal{T}_m}$$

Were this not the case and we had  $w_1 \xrightarrow{\text{mo}} w \xrightarrow{\text{mo}} w_2$  such that  $w_1, w_2 \in \mathcal{T}_i$  and  $w \in \mathcal{T}_j \neq \mathcal{T}_i$ , we would consequently have  $w_1 \xrightarrow{\text{mo}_{\top}} w \xrightarrow{\text{mo}_{\top}} w_1$ , contradicting the assumption that  $\Gamma$  is consistent. Given the above order, let us then define



$\Gamma.MO_x = [\mathcal{T}_1 \cdots \mathcal{T}_m]$ . We write  $\Gamma.MO_x|_i$  for the  $i^{\text{th}}$  item of  $\Gamma.MO_x$ . As we describe shortly, we use  $\Gamma.MO_x$  to determine the order of lock events.

Note that the execution trace for each transaction  $\mathcal{T}_i \in \Gamma.T/\text{st}$  is of the form  $\theta'_i = B_i \xrightarrow{\text{po}} TS'_i \xrightarrow{\text{po}} E_i$ , where  $B_i$  is a transaction-begin (B) event,  $E_i$  is a transaction-end (E) event, and  $TS'_i = t'_1 \xrightarrow{\text{po}} \cdots \xrightarrow{\text{po}} t'_n$  for some  $n$ , where each  $t'_j$  is either a read or a write event. As such, we have  $\Gamma.E = \Gamma.T = \bigcup_{\mathcal{T}_i \in \Gamma.T/\text{st}} \mathcal{T}_i = \theta'_i.E$ .

For each trace  $\theta'_i$  of the specification, we construct a corresponding trace of our implementation  $\theta_i$  as follows. Let  $RS_{\mathcal{T}_i} = \{(x_1, r_1) \cdots (x_p, r_p)\}$  and  $WS_{\mathcal{T}_i} = \{y_1 \cdots y_q\}$ . We then construct  $\theta_i = Ls_i \xrightarrow{\text{po}} S_i \xrightarrow{\text{po}} Ts_i \xrightarrow{\text{po}} Us_i$ , where

- $Ls_i = L_i^{y_1} \xrightarrow{\text{po}} \cdots \xrightarrow{\text{po}} L_i^{y_q}$  and  $Us_i = U_i^{y_1} \xrightarrow{\text{po}} \cdots \xrightarrow{\text{po}} U_i^{y_q}$  denote the sequence of events acquiring and releasing the version locks, respectively. Each  $L_i^{y_j}$  and  $U_i^{y_j}$  are defined as follows, the first event  $L_i^{y_1}$  has the same identifier as that of  $B_i$ , the last event  $U_i^{y_q}$  has the same identifier as that of  $E_i$ , and the identifiers of the remaining events are picked fresh:

$$L_i^{y_j} = \text{U}(\text{vy}_j, 2a, 2a+1) \quad U_i^{y_j} = \text{W}(\text{vy}_j, 2a+2) \quad \text{where } MO_{y_j}|_a = \mathcal{T}_i$$

We then define the **mo** relation for version locks such that if transaction  $\mathcal{T}_i$  writes to  $y$  immediately after  $\mathcal{T}_j$  (i.e.  $\mathcal{T}_i$  is  $MO_y$ -ordered immediately after  $\mathcal{T}_j$ ), then  $\mathcal{T}_i$  acquires the  $\text{vy}$  version lock immediately after  $\mathcal{T}_j$  has released it. On the other hand, if  $\mathcal{T}_i$  is the first transaction to write to  $y$ , then it acquires  $\text{vy}$  immediately after the event initialising the value of  $\text{vy}$ , written  $\text{init}_{\text{vy}}$ . Moreover, each  $\text{vy}$  release event of  $\mathcal{T}_i$  is **mo**-ordered immediately after the corresponding  $\text{vy}$  acquisition event in  $\mathcal{T}_i$ :

$$IMO_i \triangleq \bigcup_{y \in WS_{\mathcal{T}_i}} \left\{ \begin{array}{l} (L_i^y, U_i^y), \\ (w, L_i^y) \end{array} \left| \begin{array}{l} (\Gamma.MO_x|_0 = \mathcal{T}_i \Rightarrow w = \text{init}_{\text{vy}}) \wedge \\ (\exists \mathcal{T}_j, a > 0. \Gamma.MO_y|_a = \mathcal{T}_i \wedge \Gamma.MO_y|_{a-1} = \mathcal{T}_j) \\ \Rightarrow w = U_j^y \end{array} \right. \right\}$$

This partial **mo** order on lock events of  $\mathcal{T}_i$  also determines the **rf** relation for its lock acquisition events:  $\text{IRF}_i^1 \triangleq \bigcup_{y \in WS_{\mathcal{T}_i}} \{(w, L_i^y) \mid (w, L_i^y) \in IMO_i\}$ .

- $S_i = tr_i^{x_1} \xrightarrow{\text{po}} \cdots \xrightarrow{\text{po}} tr_i^{x_p} \xrightarrow{\text{po}} vr_i^{x_1} \xrightarrow{\text{po}} \cdots \xrightarrow{\text{po}} vr_i^{x_p}$  denotes the sequence of events obtaining a tentative snapshot ( $tr_i^{x_j}$ ) and subsequently validating it ( $vr_i^{x_j}$ ). Each  $tr_i^{x_j}$  sequence is defined as  $ir_i^{x_j} \xrightarrow{\text{po}} r_i^{x_j} \xrightarrow{\text{po}} s_i^{x_j}$  (reading the version lock  $\text{vx}_j$ , reading  $x_j$  and recoding it in  $s$ ), with  $ir_i^{x_j}$ ,  $r_i^{x_j}$ ,  $s_i^{x_j}$  and  $vr_i^{x_j}$  events defined as follows (with fresh identifiers). We then define the **rf** relation for each of these read events in  $S_i$ . For each  $(x, r) \in RS_{\mathcal{T}_i}$ , when  $r$  (i.e. the read event in the specification class  $\mathcal{T}_i$  that reads the value of  $x$ ) reads from an event  $w$  in the specification graph ( $(w, r) \in \Gamma.\text{rf}$ ), we add  $(w, r_i^x)$  to the **rf** relation of  $G$  (the first line of  $\text{IRF}_i^2$  below). For version locks, if transaction  $\mathcal{T}_i$  also writes to  $x_j$ , then  $ir_i^{x_j}$  and  $vr_i^{x_j}$  events (reading and validating the value of version lock  $\text{vx}_j$ ), read from the lock event in  $\mathcal{T}_i$  that acquired  $\text{vx}_j$ , namely  $L_i^{x_j}$ . On the other hand, if transaction  $\mathcal{T}_i$  does

not write to  $\mathbf{x}_j$  and it reads the value of  $\mathbf{x}_j$  written by  $\mathcal{T}_j$ , then  $ir_i^{\mathbf{x}_j}$  and  $vr_i^{\mathbf{x}_j}$  read the value written to  $\mathbf{vx}_j$  by  $\mathcal{T}_j$  when releasing it ( $U_j^{\mathbf{x}}$ ). Lastly, if  $\mathcal{T}_i$  does not write to  $\mathbf{x}_j$  and it reads the value of  $\mathbf{x}_j$  written by the initial write,  $init_{\mathbf{x}}$ , then  $ir_i^{\mathbf{x}_j}$  and  $vr_i^{\mathbf{x}_j}$  read the value written to  $\mathbf{vx}_j$  by the initial write to  $\mathbf{vx}$ ,  $init_{\mathbf{vx}}$ .

$$\text{IRF}_i^2 \triangleq \bigcup_{(x,r) \in \text{RS}_{\mathcal{T}_i}} \left\{ \begin{array}{l} (w, r_i^{\mathbf{x}}), \\ (w', ir_i^{\mathbf{x}}), \\ (w', vr_i^{\mathbf{x}}) \end{array} \left| \begin{array}{l} (w, r) \in \Gamma.\text{rf} \\ \wedge (\mathbf{x} \in \text{WS}_{\mathcal{T}_i} \Rightarrow w' = L_i^{\mathbf{x}}) \\ \wedge (\mathbf{x} \notin \text{WS}_{\mathcal{T}_i} \wedge \exists \mathcal{T}_j. w \in \mathcal{T}_j \Rightarrow w' = U_j^{\mathbf{x}}) \\ \wedge (\mathbf{x} \notin \text{WS}_{\mathcal{T}_i} \wedge w = \text{init}_{\mathbf{x}} \Rightarrow w' = \text{init}_{\mathbf{vx}}) \end{array} \right. \right\}$$

$$r_i^{\mathbf{x}_j} = \text{R}(\mathbf{x}_j, v) \quad s_i^{\mathbf{x}_j} = \text{W}(\mathbf{s}[\mathbf{x}_j], v) \quad \text{s.t. } \exists w. (w, r_i^{\mathbf{x}_j}) \in \text{IRF}_i^2 \wedge \text{val}_w(w) = v$$

$$ir_i^{\mathbf{x}_j} = vr_i^{\mathbf{x}_j} = \text{R}(\mathbf{vx}_j, v) \quad \text{s.t. } \exists w. (w, ir_i^{\mathbf{x}_j}) \in \text{IRF}_i^2 \wedge \text{val}_w(w) = v$$

- $Ts_i = t_1 \xrightarrow{\text{po}} \dots \xrightarrow{\text{po}} t_n$  (when  $Ts'_i = t'_1 \xrightarrow{\text{po}} \dots \xrightarrow{\text{po}} t'_n$ ), with  $t_j$  defined as follows:

$$t_j = \text{R}(\mathbf{s}[\mathbf{x}], v) \text{ when } t'_j = \text{R}(\mathbf{x}, v)$$

$$t_j = \text{W}(\mathbf{x}, v) \xrightarrow{\text{po}|_{\text{imm}}} \text{W}(\mathbf{s}[\mathbf{x}], v) \text{ when } t'_j = \text{W}(\mathbf{x}, v)$$


When  $t'_j$  is a read event, the  $t_j$  has the same identifier as that of  $t'_j$ . When  $t'_j$  is a write event, the first event in  $t_j$  has the same identifier as that of  $t'_j$  and the identifier of the second event is picked fresh.

We are now in a position to construct our implementation graph. Given a consistent execution graph  $\Gamma$  of the specification, we construct an execution graph  $G = (E, \text{po}, \text{rf}, \text{mo})$  of the implementation as follows.

- $G.E = \bigcup_{\mathcal{T}_i \in \Gamma.\mathcal{T}/\text{st}} \theta_i.E$  – note that  $G.E$  is an extension of  $\Gamma.E$ :  $\Gamma.E \subseteq G.E$ .
- $G.\text{po}$  is defined as  $\Gamma.\text{po}$  extended by the po for the additional events of  $G$ , given by the  $\theta_i$  traces defined above.
- $G.\text{rf} = \bigcup_{\mathcal{T}_i \in \Gamma.\mathcal{T}/\text{st}} (\text{IRF}_i^1 \cup \text{IRF}_i^2)$
- $G.\text{mo} = \Gamma.\text{mo} \cup \left( \bigcup_{\mathcal{T}_i \in \Gamma.\mathcal{T}/\text{st}} \text{IMO}_i \right)^+$

## 5 Robust Parallel Snapshot Isolation (RPSI)

In the previous section we adapted the PSI semantics in [14] to STM settings, in the *absence* of non-transactional code. However, a reasonable STM should account for mixed-mode code where shared data is accessed by both transactional and non-transactional code. To remedy this, we explore the semantics of PSI STMs in the presence of non-transactional code with *weak isolation* guarantees (see Sect. 2.1). We refer to the weakly isolated behaviour of such PSI STMs as *robust parallel snapshot isolation* (RPSI), due to its ability to provide PSI guarantees between transactions even in the presence of non-transactional code.



**Fig. 3.** RPSI-inconsistent executions due to **NT-RF** (a); and **T-RF** (b)

In Sect. 5.1 we propose the first declarative specification of RPSI STM programs. Later in Sect. 5.2 we develop a lock-based reference implementation of our RPSI specification in the RA fragment. We then demonstrate that our implementation is both sound (Sect. 5.3) and complete (Sect. 5.4) with respect to our proposed specification.

### 5.1 A Declarative Specification of RPSI STMs in RA

We formulate a declarative specification of RPSI semantics by adapting the PSI semantics presented in Sect. 4.1 to account for non-transactional accesses. As with the PSI specification in Sect. 4.1, throughout this section, we take RPSI execution graphs to be those in which  $\mathcal{T} \subseteq (\mathcal{R} \cup \mathcal{W}) \setminus \mathcal{U}$ . That is, RPSI transactions consist solely of read and write events (excluding updates). As before, we characterise the set of executions admitted by RPSI as graphs that lack cycles of certain shapes. More concretely, as with the PSI specification, we consider an RPSI execution graph to be *consistent* if  $\text{acyclic}(\text{rpsi-hb}_{loc} \cup \text{mo} \cup \text{rb})$  holds, where **rpsi-hb** denotes the ‘RPSI-happens-before’ relation, extended from that of PSI **psi-hb**.

**Definition 4 (RPSI consistency).** An RPSI execution graph  $\Gamma = (E, \text{po}, \text{rf}, \text{mo}, \mathcal{T})$  is consistent, written  $\text{rpsi-consistent}(\Gamma)$ , if  $\text{acyclic}(\text{rpsi-hb}_{loc} \cup \text{mo} \cup \text{rb})$  holds, where **rpsi-hb** denotes the ‘RPSI-happens-before’ relation, defined as the smallest relation that satisfies the following conditions:

$$\begin{aligned}
 \text{rpsi-hb}; \text{rpsi-hb} &\subseteq \text{rpsi-hb} && \text{(TRANS)} \\
 \text{po} \cup \text{rf} \cup \text{mo}_{\mathcal{T}} &\subseteq \text{rpsi-hb} && \text{(PSI-HB)} \\
 [E \setminus \mathcal{T}]; \text{rf}; \text{st} &\subseteq \text{rpsi-hb} && \text{(NT-RF)} \\
 \text{st}; ([\mathcal{W}]; \text{st}; (\text{rpsi-hb} \setminus \text{st}); \text{st}; [\mathcal{R}])_{loc}; \text{st} &\subseteq \text{rpsi-hb} && \text{(T-RF)}
 \end{aligned}$$


The **TRANS** and **PSI-HB** ensure that **rpsi-hb** is transitive and that it includes **po**, **rf** and  $\text{mo}_{\mathcal{T}}$  as with its PSI counterpart. The **NT-RF** ensures that if a value written by a non-transactional write  $w$  is observed (read from) by a read event  $r$  in a transaction  $T$ , then its effect is observed by *all* events in  $T$ . That is, the  $w$  happens-before all events in  $T$  and not just  $r$ . This allows us to rule out executions such as the one depicted in Fig. 3a, which we argue must be disallowed by RPSI.

Consider the execution graph of Fig. 3a, where transaction  $T_1$  is denoted by the dashed box labelled  $T_1$ , comprising the read events  $r_1$  and  $r_2$ . Note that as  $r_1$  and  $r_2$  are transactional reads without prior writes by the transaction, they constitute a *snapshot* of the memory at the time  $T_1$  started. That is, the values read by  $r_1$  and  $r_2$  must reflect a valid snapshot of the memory at the time it was taken. As such, since we have  $(w_2, r_2) \in \text{rf}$ , any event preceding  $w_2$  by the ‘happens-before’ relation must also be observed by (synchronise with)  $T_1$ . In particular, as  $w_1$  happens-before  $w_2$  ( $(w_1, w_2) \in \text{po}$ ), the  $w_1$  write must also be observed by  $T_1$ . The **NT-RF** thus ensures that a non-transactional write read from by a transaction (i.e. a snapshot read) synchronises with the entire transaction.

Recall from Sect. 4.1 that the PSI **psi-hb** relation includes  $\text{rf}_T$  which has not yet been included in **rpsi-hb** through the first three conditions described. As we describe shortly, the **T-RF** is indeed a strengthening of  $\text{rf}_T$  to account for the presence of non-transactional events. In particular, note that  $\text{rf}_T$  is included in the left-hand side of **T-RF**: when **rpsi-hb** in  $([\mathcal{W}]; \text{st}; (\text{rpsi-hb} \setminus \text{st}); \text{st}; [\mathcal{R}])$  is replaced with  $\text{rf} \subseteq \text{rpsi-hb}$ , the left-hand side yields  $\text{rf}_T$ . As such, in the absence of non-transactional events, the definitions of **psi-hb** and **rpsi-hb** coincide.

Recall that inclusion of  $\text{rf}_T$  in **psi-hb** ensured transactional synchronisation due to causal ordering: if  $T_1$  writes to  $x$  and  $T_2$  later (in **psi-hb** order) reads  $x$ , then  $T_1$  must synchronise with  $T_2$ . This was achieved in PSI because either (i)  $T_2$  reads  $x$  directly from  $T_1$  in which case  $T_1$  synchronises with  $T_2$  via  $\text{rf}_T$ ; or (ii)  $T_2$  reads  $x$  from another later (**mo**-ordered) transactional write in  $T_3$ , in which case  $T_1$  synchronises with  $T_3$  via  $\text{mo}_T$ ,  $T_3$  synchronises with  $T_2$  via  $\text{rf}_T$ , and thus  $T_1$  synchronises with  $T_2$  via  $\text{mo}_T; \text{rf}_T$ . How are we then to extend **rpsi-hb** to guarantee transactional synchronisation due to causal ordering in the presence of non-transactional events?

To justify **T-RF**, we present an execution graph that does not guarantee synchronisation between causally ordered transactions and is nonetheless deemed RPSI-consistent *without* the **T-RF** condition on **rpsi-hb**. We thus argue that this execution must be precluded by RPSI, justifying the need for **T-RF**. Consider the execution in Fig. 3b. Observe that as transaction  $T_1$  writes to  $x$  via  $w_1$ , transaction  $T_2$  reads  $x$  via  $r_2$ , and  $(w_1, r_2) \in \text{rpsi-hb}$  ( $w_1 \xrightarrow{\text{rf}} r_1 \xrightarrow{\text{po}} w_3 \xrightarrow{\text{rf}} r_2$ ),  $T_1$  is causally ordered before  $T_2$  and hence  $T_1$  must synchronise with  $T_2$ . As such, the  $r_3$  in  $T_2$  must observe  $w_2$  in  $T_1$ : we must have  $(w_2, r_3) \in \text{rpsi-hb}$ , rendering the above execution RPSI-inconsistent. To enforce the **rpsi-hb** relation between such causally ordered transactions with intermediate non-transactional events, **T-RF** stipulates that if a transaction  $T_1$  writes to a location (e.g.  $x$  via  $w_1$  above), another transaction  $T_2$  reads from the same location ( $r_2$ ), and the two events are related by ‘RPSI-happens-before’ ( $(w_1, r_2) \in \text{rpsi-hb}$ ), then  $T_1$  must synchronise with  $T_2$ . That is, all events in  $T_1$  must ‘RPSI-happen-before’ those in  $T_2$ . Effectively, this allows us to transitively close the causal ordering between transactions, spanning transactional and non-transactional events in between.



**Fig. 4.** A mixed-mode program with its annotated behaviour disallowed by RPSI (left); an RA-consistent execution graph of its RPSI implementation (right)

### 5.2 A Lock-Based RPSI Implementation in RA

We present a lock-based reference implementation of RPSI in the RA fragment (Fig. 2) by using sequence locks [13, 18, 23, 32]. Our implementation is both sound and complete with respect to our declarative RPSI specification in Sect. 5.1.

The RPSI implementation in Fig. 2 is rather similar to its PSI counterpart. The main difference between the two is in how they *validate* the tentative snapshot recorded in  $\mathbf{s}$ . As before, in order to ensure that no intermediate *transactional* writes have intervened since  $\mathbf{s}$  was recorded, for each location  $\mathbf{x}$  in  $\mathbf{RS}$ , the validation phase revisits  $\mathbf{vx}$ , inspecting whether its value has changed from that recorded in  $\mathbf{v}[\mathbf{x}]$ . If this is the case, the snapshot is deemed invalid and the process is restarted. However, checking against intermediate transactional writes alone is not sufficient as it does not preclude the intervention of *non-transactional* writes. This is because unlike transactional writes, non-transactional writes do not update the version locks and as such their updates may go unnoticed. In order to rule out the possibility of intermediate non-transactional writes, for each location  $\mathbf{x}$  the implementation checks the value of  $\mathbf{x}$  against that recorded in  $\mathbf{s}[\mathbf{x}]$ . If the values do not agree, an intermediate non-transactional write has been detected: the snapshot fails validation and the process is restarted. Otherwise, the snapshot is successfully validated and returned in  $\mathbf{s}$ . Observe that checking the value of  $\mathbf{x}$  against  $\mathbf{s}[\mathbf{x}]$  does not entirely preclude the presence of non-transactional writes, in cases where the same value is written (non-transactionally) to  $\mathbf{x}$  twice.

To understand this, consider the mixed-mode program on the left of Fig. 4 comprising a transaction in the left-hand thread and a non-transactional program in the right-hand thread writing the same value (1) to  $z$  twice. Note that the annotated behaviour is disallowed under RPSI: all execution graphs of the program with the annotated behaviour yield RPSI-inconsistent execution graphs. Intuitively, this is because the values read by the transaction ( $x : 0, y : 0, z : 1$ )

do not constitute a valid *snapshot*: at *no* point during the execution of this program, are the values of  $x$ ,  $y$  and  $z$  as annotated.

Nevertheless, it is possible to find an RA-consistent execution of the RPSI implementation in Fig. 2 that reads the annotated values as its snapshot. Consider the execution graph on the right-hand side of Fig. 4, depicting a particular execution of the RPSI implementation (Fig. 2) of the program on the left. The  $rx$ ,  $ry$  and  $rz$  denote the events reading the initial snapshot of  $x$ ,  $y$  and  $z$  and recording them in  $\mathbf{s}$  (line 5), respectively. Similarly, the  $rx'$ ,  $ry'$  and  $rz'$  denote the events validating the snapshots recorded in  $\mathbf{s}$  (line 7). As  $T$  is the only transaction in the program, the version numbers  $\mathbf{vx}$ ,  $\mathbf{vy}$  and  $\mathbf{vz}$  remain unchanged throughout the execution and we have thus omitted the events reading (line 2) and validating (line 7) their values from the execution graph. Note that this execution graph is RA-consistent even though we cannot find a corresponding RPSI-consistent execution with the same outcome. To ensure the soundness of our implementation, we must thus rule out such scenarios.

To do this, we assume that if multiple non-transactional writes write the same value to the same location, they cannot race with the same transaction. More concretely, we assume that *every* RPSI-consistent execution graph of a given program satisfies the following condition:

$$\begin{aligned} \forall \mathbf{x}. \forall r \in \mathcal{T} \cap \mathcal{R}_{\mathbf{x}}. \forall w, w' \in \mathcal{N}\mathcal{T} \cap \mathcal{W}_{\mathbf{x}}. \\ w \neq w' \wedge \mathbf{val}_w(w) = \mathbf{val}_w(w') \wedge (r, w) \notin \text{rpsi-hb} \wedge (r, w') \notin \text{rpsi-hb} \quad (*) \\ \Rightarrow (w, r) \in \text{rpsi-hb} \wedge (w', r) \in \text{rpsi-hb} \end{aligned}$$

That is, given a transactional read  $r$  from location  $\mathbf{x}$ , and any two distinct non-transactional writes  $w, w'$  of the same value to  $\mathbf{x}$ , either (i) at least one of the writes RPSI-happen-after  $r$ ; or (ii) they both RPSI-happen-before  $r$ .

Observe that this does not hold of the program in Fig. 2. Note that this stipulation does not prevent two *transactions* to write the same value to a location  $\mathbf{x}$ . As such, in the absence of non-transactional writes, our RPSI implementation is equivalent to that of PSI in Sect. 4.2.

### 5.3 Implementation Soundness

The RPSI implementation in Fig. 2 is *sound*: for each consistent implementation graph  $G$ , a corresponding specification graph  $\Gamma$  can be constructed such that  $\text{rpsi-consistent}(\Gamma)$  holds. In what follows we state our soundness theorem and briefly describe our construction of consistent specification graphs. We refer the reader to the technical appendix [4] for the full soundness proof.

**Theorem 3 (Soundness).** *Let  $P$  be a program that possibly mixes transactional and non-transactional code. If every RPSI-consistent execution graph of  $P$  satisfies the condition in (\*), then for all RA-consistent implementation graphs  $G$  of the implementation in Fig. 2, there exists an RPSI-consistent specification graph  $\Gamma$  of the corresponding transactional program with the same program outcome.*

**Constructing Consistent Specification Graphs.** Constructing an RPSI-consistent specification graph from the implementation graph is similar to the corresponding PSI construction described in Sect. 4.3. More concretely, the events associated with non-transactional events remain unchanged and are simply added to the specification graph. On the other hand, the events associated with transactional events are adapted in a similar way to those of PSI in Sect. 4.3. In particular, observe that given an execution of the RPSI implementation with  $t$  transactions, as with the PSI implementation, the trace of each transaction  $i \in \{1 \dots t\}$  is of the form  $\theta_i = Ls_i \xrightarrow{po} FS_i \xrightarrow{po} S_i \xrightarrow{po} Ts_i \xrightarrow{po} Us_i$ , with  $Ls_i$ ,  $FS_i$ ,  $S_i$ ,  $Ts_i$  and  $Us_i$  denoting analogous sequences of events to those of PSI. The difference between an RPSI trace  $\theta_i$  and a PSI one is in the  $FS_i$  and  $S_i$  sequences, obtaining the snapshot. In particular, the validation phases of  $FS_i$  and  $S_i$  in RPSI include an additional read for each location to rule out intermediate non-transactional writes. As in the PSI construction, for each transactional trace  $\theta_i$  of our implementation, we construct a corresponding trace of the specification as  $\theta'_i = B_i \xrightarrow{po} Ts'_i \xrightarrow{po} E_i$ , with  $B_i$ ,  $E_i$  and  $Ts'_i$  as defined in Sect. 4.3.

Given a consistent RPSI implementation graph  $G = (E, po, rf, mo)$ , let  $G.NT \triangleq G.E \setminus \bigcup_{i \in \{1 \dots t\}} \theta_i.E$  denote the non-transactional events of  $G$ . We construct a consistent RPSI specification graph  $\Gamma = (E, po, rf, mo, \mathcal{T})$  such that:

- $\Gamma.E \triangleq G.NT \cup \bigcup_{i \in \{1 \dots t\}} \theta'_i.E$  – the  $\Gamma.E$  events comprise the non-transactional events in  $G$  and the events in each transactional trace  $\theta'_i$  of the specification;
- $\Gamma.po \triangleq G.po|_{\Gamma.E}$  – the  $\Gamma.po$  is that of  $G.po$  restricted to the events in  $\Gamma.E$ ;
- $\Gamma.rf \triangleq \bigcup_{i \in \{1 \dots t\}} RF_i \cup G.rf; [G.NT]$  – the  $\Gamma.rf$  is the union of  $RF_i$  relations for transactional reads as defined in Sect. 4.3, together with the  $G.rf$  relation for non-transactional reads;
- $\Gamma.mo \triangleq G.mo|_{\Gamma.E}$  – the  $\Gamma.mo$  is that of  $G.mo$  restricted to the events in  $\Gamma.E$ ;
- $\Gamma.\mathcal{T} \triangleq \bigcup_{i \in \{1 \dots t\}} \theta'_i.E$ , where for each  $e \in \theta'_i.E$ , we define  $tx(e) = i$ .

We refer the reader to the technical appendix [4] for the full proof demonstrating that the above construction of  $\Gamma$  yields a consistent specification graph.

### 5.4 Implementation Completeness

The RPSI implementation in Fig. 2 is *complete*: for each consistent specification graph  $\Gamma$  a corresponding implementation graph  $G$  can be constructed such that  $RA\text{-consistent}(G)$  holds. We next state our completeness theorem and describe our construction of consistent implementation graphs. We refer the reader to the technical appendix [4] for the full completeness proof.

**Theorem 4 (Completeness).** *For all RPSI-consistent specification graphs  $\Gamma$  of a program, there exists an RA-consistent execution graph  $G$  of the implementation in Fig. 2 that has the same program outcome.*

**Constructing Consistent Implementation Graphs.** In order to construct an execution graph of the implementation  $G$  from the specification  $\Gamma$ , we follow similar steps as those in the corresponding PSI construction in Sect. 4.4. More concretely, the events associated with non-transactional events are unchanged and simply added to the implementation graph. For transactional events, given each trace  $\theta'_i$  of a transaction in the specification, as before we construct an analogous trace of the implementation by inserting the appropriate events for acquiring and inspecting the version locks, as well as obtaining a snapshot. For each transaction class  $\mathcal{T}_i \in \mathcal{T}/\text{st}$ , we first determine its read and write sets as before and subsequently decide the order in which the version locks are acquired and inspected. This then enables us to construct the ‘reads-from’ and ‘modification-order’ relations for the events associated with version locks.

Given a consistent execution graph of the specification  $\Gamma = (E, \text{po}, \text{rf}, \text{mo}, \mathcal{T})$ , and a transaction class  $\mathcal{T}_i \in \Gamma.\mathcal{T}/\text{st}$ , we define  $\text{WS}_{\mathcal{T}_i}$  and  $\text{RS}_{\mathcal{T}_i}$  as described in Sect. 4.4. Determining the ordering of lock events hinges on a similar observation as that in the PSI construction. Given a consistent execution graph of the specification  $\Gamma = (E, \text{po}, \text{rf}, \text{mo}, \mathcal{T})$ , let for each location  $x$  the total order  $\text{mo}$  be given as:  $w_1 \xrightarrow{\text{mo}|_{\text{imm}}} \dots \xrightarrow{\text{mo}|_{\text{imm}}} w_{n_x}$ . This order can be broken into adjacent segments where the events of each segment are *either* non-transactional writes *or* belong to the *same* transaction. That is, given the transaction classes  $\Gamma.\mathcal{T}/\text{st}$ , the order above is of the following form where  $\mathcal{T}_1, \dots, \mathcal{T}_m \in \Gamma.\mathcal{T}/\text{st}$  and for each such  $\mathcal{T}_i$  we have  $x \in \text{WS}_{\mathcal{T}_i}$  and  $w_{(i,1)} \dots w_{(i,n_i)} \in \mathcal{T}_i$ :

$$\underbrace{w_{(1,1)} \xrightarrow{\text{mo}|_{\text{imm}}} \dots \xrightarrow{\text{mo}|_{\text{imm}}} w_{(1,n_1)}}_{\Gamma.\mathcal{N}\mathcal{T} \cup \mathcal{T}_1} \xrightarrow{\text{mo}|_{\text{imm}}} \dots \xrightarrow{\text{mo}|_{\text{imm}}} \underbrace{w_{(m,1)} \xrightarrow{\text{mo}|_{\text{imm}}} \dots \xrightarrow{\text{mo}|_{\text{imm}}} w_{(m,n_m)}}_{\Gamma.\mathcal{N}\mathcal{T} \cup \mathcal{T}_m}$$

Were this not the case and we had  $w_1 \xrightarrow{\text{mo}} w \xrightarrow{\text{mo}} w_2$  such that  $w_1, w_2 \in \mathcal{T}_i$  and  $w \in \mathcal{T}_j \neq \mathcal{T}_i$ , we would consequently have  $w_1 \xrightarrow{\text{mo}^\top} w \xrightarrow{\text{mo}^\top} w_2$ , contradicting the assumption that  $\Gamma$  is consistent. We thus define  $\Gamma.\text{MO}_x = [\mathcal{T}_1 \dots \mathcal{T}_m]$ .

Note that each transactional execution trace of the specification is of the form  $\theta'_i = B_i \xrightarrow{\text{po}} Ts'_i \xrightarrow{\text{po}} E_i$ , with  $B_i$ ,  $E_i$  and  $Ts'_i$  as described in Sect. 4.4. For each such  $\theta'_i$ , we construct a corresponding trace of our implementation as  $\theta_i = Ls_i \xrightarrow{\text{po}} S_i \xrightarrow{\text{po}} Ts_i \xrightarrow{\text{po}} Us_i$ , where  $Ls_i$ ,  $Ts_i$  and  $Us_i$  are as defined in Sect. 4.4, and  $S_i = tr_i^{x_1} \xrightarrow{\text{po}} \dots \xrightarrow{\text{po}} tr_i^{x_p} \xrightarrow{\text{po}} vr_i^{x_1} \xrightarrow{\text{po}} \dots \xrightarrow{\text{po}} vr_i^{x_p}$  denotes the sequence of events obtaining a tentative snapshot ( $tr_i^{x_j}$ ) and subsequently validating it ( $vr_i^{x_j}$ ). Each  $tr_i^{x_j}$  sequence is of the form  $ivr_i^{x_j} \xrightarrow{\text{po}} ir_i^{x_j} \xrightarrow{\text{po}} s_i^{x_j}$ , with  $ivr_i^{x_j}$ ,  $ir_i^{x_j}$  and  $s_i^{x_j}$  defined below (with fresh identifiers). Similarly, each  $vr_i^{x_j}$  sequence is of the form  $fr_i^{x_j} \xrightarrow{\text{po}} fvr_i^{x_j}$ , with  $fr_i^{x_j}$  and  $fvr_i^{x_j}$  defined as follows (with fresh identifiers). We then define the  $\text{rf}$  relation for each of these read events in  $S_i$  in a similar way.

For each  $(x, r) \in \text{RS}_{\mathcal{T}_i}$ , when  $r$  (the event in the specification class  $\mathcal{T}_i$  that reads the value of  $x$ ) reads from  $w$  in the specification graph ( $(w, r) \in \Gamma.\text{rf}$ ), we add  $(w, ir_i^x)$  and  $(w, fr_i^x)$  to the  $\text{rf}$  of  $G$  (the first line of  $\text{IRF}_i^2$  below). For version locks, as before if transaction  $\mathcal{T}_i$  also writes to  $x_j$ , then  $ivr_i^{x_j}$  and  $fvr_i^{x_j}$  events (reading and validating  $vx_j$ ), read from the lock event in  $\mathcal{T}_i$  that acquired  $vx_j$ , namely  $L_i^{x_j}$ . Similarly, if  $\mathcal{T}_i$  does not write to  $x_j$  and it reads the value of  $x_j$



written by the initial write,  $init_x$ , then  $ivr_i^{x_j}$  and  $fv_r_i^{x_j}$  read the value written to  $\mathbf{vx}_j$  by the initial write to  $\mathbf{vx}$ ,  $init_{\mathbf{vx}}$ . Lastly, if transaction  $\mathcal{T}_i$  does not write to  $\mathbf{x}_j$  and it reads  $\mathbf{x}_j$  from a write other than  $init_x$ , then  $ir_i^{x_j}$  and  $vr_i^{x_j}$  read from the unlock event of a transaction  $\mathcal{T}_j$  (i.e.  $U_j^x$ ), who has  $\mathbf{x}$  in its write set and whose write to  $\mathbf{x}$ ,  $w_x$ , maximally ‘RPSI-happens-before’  $r$ . That is, for all other such writes that ‘RPSI-happen-before’  $r$ , then  $w_x$  ‘RPSI-happens-after’ them.

$$\text{IRF}_i^2 \triangleq \bigcup_{(x,r) \in \text{BS}_{\mathcal{T}_i}} \left\{ \begin{array}{l} (w, ir_i^x), \\ (w, fr_i^x), \\ (w', ivr_i^x), \\ (w', fvr_i^x) \end{array} \left| \begin{array}{l} (w, r) \in \Gamma.\text{rf} \wedge (\mathbf{x} \in \text{WS}_{\mathcal{T}_i} \Rightarrow w' = L_i^x) \\ \wedge (\mathbf{x} \notin \text{WS}_{\mathcal{T}_i} \wedge w = init_x \Rightarrow w' = init_{\mathbf{vx}}) \\ \wedge (\mathbf{x} \notin \text{WS}_{\mathcal{T}_i} \wedge w \neq init_x \Rightarrow \\ \exists w_x, \mathcal{T}_j. w_x \in \mathcal{T}_j \cap \mathcal{W}_x \wedge w_x \xrightarrow{\text{rpsi-hb}} r \wedge w' = U_j^x \\ \wedge [\forall w'_x, \mathcal{T}_k. w'_x \in \mathcal{T}_k \cap \mathcal{W}_x \wedge w'_x \xrightarrow{\text{rpsi-hb}} r \Rightarrow w'_x \xrightarrow{\text{rpsi-hb}} w_x]) \end{array} \right. \right\}$$

$$ir_i^{x_j} = fr_i^{x_j} = \mathbf{R}(\mathbf{x}_j, v) \quad s_i^{x_j} = \mathbf{W}(\mathbf{s}[\mathbf{x}_j], v) \quad \text{s.t. } \exists w. (w, ir_i^{x_j}) \in \text{IRF}_i^2 \wedge \mathbf{val}_w(w) = v$$

$$ivr_i^{x_j} = fvr_i^{x_j} = \mathbf{R}(\mathbf{vx}_j, v) \quad \text{s.t. } \exists w. (w, ivr_i^{x_j}) \in \text{IRF}_i^2 \wedge \mathbf{val}_w(w) = v$$

We are now in a position to construct our implementation graph. Given a consistent execution graph  $\Gamma$  of the specification, we construct an execution graph of the implementation,  $G = (E, \text{po}, \text{rf}, \text{mo})$ , such that:

- $G.E = \bigcup_{\mathcal{T}_i \in \Gamma.\mathcal{T}/\text{st}} \theta_i.E \cup \Gamma.\mathcal{NT}$ ;
- $G.\text{po}$  is defined as  $\Gamma.\text{po}$  extended by the po for the additional events of  $G$ , given by the  $\theta_i$  traces defined above;
- $G.\text{rf} = \bigcup_{\mathcal{T}_i \in \Gamma.\mathcal{T}/\text{st}} (\text{IRF}_i^1 \cup \text{IRF}_i^2)$ , with  $\text{IRF}_i^1$  as in Sect. 4.4 and  $\text{IRF}_i^2$  defined above;
- $G.\text{mo} = \Gamma.\text{mo} \cup \left( \bigcup_{\mathcal{T}_i \in \Gamma.\mathcal{T}/\text{st}} \text{IMO}_i \right)^+$ , with  $\text{IMO}_i$  as defined in Sect. 4.4.

## 6 Conclusions and Future Work

We studied PSI, for the first time to our knowledge, as a consistency model for STMs as it has several advantages over other consistency models, thanks to its performance and monotonic behaviour. We addressed two significant drawbacks of PSI which prevent its widespread adoption. First, the absence of a simple lock-based reference implementation to allow the programmers to readily understand and reason about PSI programs. To address this, we developed a lock-based reference implementation of PSI in the RA fragment of C11 (using sequence locks), that is both sound and complete with respect to its declarative specification. Second, the absence of a formal PSI model in the presence of mixed-mode accesses. To this end, we formulated a declarative specification of RPSI (robust PSI) accounting for both transactional and non-transactional accesses. Our RPSI specification is an extension of PSI in that in the absence of non-transactional accesses it coincides with PSI. To provide a more intuitive account of RPSI, we developed a simple lock-based RPSI reference implementation by adjusting our PSI implementation. We established the soundness and completeness of our RPSI implementation against its declarative specification.

As directions of future work, we plan to build on top of the work presented here in three ways. First, we plan to explore possible lock-based reference implementations for PSI and RPSI in the context of other weak memory models, such as the full C11 memory models [9]. Second, we plan to study other weak transactional consistency models, such as SI [10], ALA (asymmetric lock atomicity), ELA (encounter-time lock atomicity) [28], and those of ANSI SQL, including RU (read-uncommitted), RC (read-committed) and RR (repeatable reads), in the STM context. We aim to investigate possible lock-based reference implementations for these models that would allow the programmers to understand and reason about STM programs with such weak guarantees. Third, taking advantage of the operational models provided by our simple lock-based reference implementations (those presented in this article as well as those in future work), we plan to develop reasoning techniques that would allow us to verify properties of STM programs. This can be achieved by either extending existing program logics for weak memory, or developing new program logics for currently unsupported models. In particular, we can reason about the PSI models presented here by developing custom proof rules in the existing program logics for RA such as [22, 39].

**Acknowledgments.** We thank the ESOP 2018 reviewers for their constructive feedback. This research was supported in part by a European Research Council (ERC) Consolidator Grant for the project “RustBelt”, under the European Union’s Horizon 2020 Framework Programme (grant agreement no. 683289). The second author was additionally partly supported by Len Blavatnik and the Blavatnik Family foundation.

## References

1. The Clojure Language: Refs and Transactions. <http://clojure.org/refs>
2. Haskell STM. <http://hackage.haskell.org/package/stm-2.2.0.1/docs/Control-Concurrent-STM.html>
3. Software transactional memory (Scala). <https://doc.akka.io/docs/akka/1.2/scala/stm.html>
4. Technical appendix for this paper. <http://plv.mpi-sws.org/transactions/>
5. Generalized isolation level definitions. In: Proceedings of the 16th International Conference on Data Engineering (2000)
6. Technical specification for C++ extensions for transactional memory (2015). <http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2015/n4514.pdf>
7. Adya, A.: Weak consistency: a generalized theory and optimistic implementations for distributed transactions. Ph.D. thesis, MIT (1999)
8. Alglave, J., Maranget, L., Tautschnig, M.: Herding cats: modelling, simulation, testing, and data mining for weak memory. *ACM Trans. Program. Lang. Syst.* **36**(2), 7:1–7:74 (2014)
9. Batty, M., Owens, S., Sarkar, S., Sewell, P., Weber, T.: Mathematizing C++ concurrency. In: Proceedings of the 38th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pp. 55–66 (2011)
10. Berenson, H., Bernstein, P., Gray, J., Melton, J., O’Neil, E., O’Neil, P.: A critique of ANSI SQL isolation levels. In: Proceedings of the 1995 ACM SIGMOD International Conference on Management of Data, pp. 1–10 (1995)

11. Bieniussa, A., Fuhrmann, T.: Consistency in hindsight: a fully decentralized STM algorithm. In: Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2010, pp. 1–12 (2010)
12. Blundell, C., Lewis, E.C., Martin, M.M.K.: Deconstructing transactions: the subtleties of atomicity. In: 4th Annual Workshop on Duplicating, Deconstructing, and Debunking (2005)
13. Boehm, H.J.: Can seqlocks get along with programming language memory models? In: Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, pp. 12–20 (2012)
14. Cerone, A., Gotsman, A.: Analysing snapshot isolation. In: Proceedings of the 2016 ACM Symposium on Principles of Distributed Computing, pp. 55–64 (2016)
15. Cerone, A., Gotsman, A., Yang, H.: Transaction chopping for parallel snapshot isolation. In: Moses, Y. (ed.) DISC 2015. LNCS, vol. 9363, pp. 388–404. Springer, Heidelberg (2015). [https://doi.org/10.1007/978-3-662-48653-5\\_26](https://doi.org/10.1007/978-3-662-48653-5_26)
16. Daudjee, K., Salem, K.: Lazy database replication with snapshot isolation. In: Proceedings of the 32nd International Conference on Very Large Data Bases, pp. 715–726 (2006)
17. Harris, T., Marlow, S., Peyton-Jones, S., Herlihy, M.: Composable memory transactions. In: Proceedings of the Tenth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 48–60 (2005)
18. Hemminger, S.: Fast reader/writer lock for gettimeofday 2.5.30. <http://lwn.net/Articles/7388/>
19. Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: Proceedings of the 20th Annual International Symposium on Computer Architecture, pp. 289–300 (1993)
20. Hickey, R.: The Clojure programming language. In: Proceedings of the 2008 Symposium on Dynamic Languages, p. 1:1 (2008)
21. Lahav, O., Giannarakis, N., Vafeiadis, V.: Taming release-acquire consistency. In: Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pp. 649–662 (2016)
22. Lahav, O., Vafeiadis, V.: Owicki-Gries reasoning for weak memory models. In: Halldórsson, M.M., Iwama, K., Kobayashi, N., Speckmann, B. (eds.) ICALP 2015, Part II. LNCS, vol. 9135, pp. 311–323. Springer, Heidelberg (2015). [https://doi.org/10.1007/978-3-662-47666-6\\_25](https://doi.org/10.1007/978-3-662-47666-6_25)
23. Lameter, C.: Effective synchronization on Linux/NUMA systems (2005). <http://www.lameter.com/gelato2005.pdf>
24. Lamport, L.: How to make a multiprocessor computer that correctly executes multiprocess programs. *IEEE Trans. Comput.* **28**(9), 690–691 (1979)
25. Litz, H., Cheriton, D., Firoozshahian, A., Azizi, O., Stevenson, J.P.: SI-TM: reducing transactional memory abort rates through snapshot isolation. *SIGPLAN Not.* **42**(1), 383–398 (2014)
26. Litz, H., Dias, R.J., Cheriton, D.R.: Efficient correction of anomalies in snapshot isolation transactions. *ACM Trans. Archit. Code Optim.* **11**(4), 65:1–65:24 (2015)
27. Martin, M., Blundell, C., Lewis, E.: Subtleties of transactional memory atomicity semantics. *IEEE Comput. Archit. Lett.* **5**(2), 17 (2006)
28. Menon, V., Balensiefer, S., Shpeisman, T., Adl-Tabatabai, A.R., Hudson, R.L., Saha, B., Welc, A.: Single global lock semantics in a weakly atomic STM. *SIGPLAN Not.* **43**(5), 15–26 (2008)
29. Owens, S., Sarkar, S., Sewell, P.: A better x86 memory model: x86-TSO. In: Proceedings of the 22nd International Conference on Theorem Proving in Higher Order Logics, pp. 391–407 (2009)

30. Peng, D., Dabek, F.: Large-scale incremental processing using distributed transactions and notifications. In: Proceedings of the 9th USENIX Conference on Operating Systems Design and Implementation, pp. 251–264 (2010)
31. Pulte, C., Flur, S., Deacon, W., French, J., Sarkar, S., Sewell, P.: Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8. *Proc. ACM Program. Lang.* **2**(POPL), 19:1–19:29 (2017). <http://doi.acm.org/10.1145/3158107>
32. Rajwar, R., Goodman, J.R.: Speculative lock elision: enabling highly concurrent multithreaded execution. In: Proceedings of the 34th Annual ACM/IEEE International Symposium on Microarchitecture, pp. 294–305 (2001)
33. Serrano, D., Patino-Martinez, M., Jimenez-Peris, R., Kemme, B.: Boosting database replication scalability through partial replication and 1-copy-snapshot-isolation. In: Proceedings of the 13th Pacific Rim International Symposium on Dependable Computing, pp. 290–297 (2007)
34. Sewell, P., Sarkar, S., Owens, S., Zappa Nardelli, F., Myreen, M.O.: x86-TSO: a rigorous and usable programmer’s model for x86 multiprocessors. *Commun. ACM* **53**(7), 89–97 (2010)
35. Shavit, N., Touitou, D.: Software transactional memory. In: Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing, pp. 204–213 (1995)
36. Sovran, Y., Power, R., Aguilera, M.K., Li, J.: Transactional storage for geo-replicated systems. In: Proceedings of the Twenty-Third ACM Symposium on Operating Systems Principles, pp. 385–400 (2011)
37. CORPORATE SPARC International Inc.: The SPARC Architecture Manual: Version 8 (1992)
38. CORPORATE SPARC International Inc.: The SPARC Architecture Manual (Version 9) (1994)
39. Vafeiadis, V., Narayan, C.: Relaxed separation logic: a program logic for c11 concurrency. In: Proceedings of the 2013 ACM SIGPLAN International Conference on Object Oriented Programming Systems Languages and Applications, pp. 867–884 (2013)

**Open Access** This chapter is licensed under the terms of the Creative Commons Attribution 4.0 International License (<http://creativecommons.org/licenses/by/4.0/>), which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license and indicate if changes were made.

The images or other third party material in this chapter are included in the chapter’s Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the chapter’s Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder.

