

# Fault Template Attacks on Block Ciphers Exploiting Fault Propagation

Sayandeep Saha $^{1(\boxtimes)}$ , Arnab Bag $^{1(\boxtimes)}$ , Debapriya Basu Roy $^{1,3}$ , Sikhar Patranabis $^{1,2}$ , and Debdeep Mukhopadhyay $^1$ 

Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, Kharagpur, India {sahasayandeep,arnabbag,debdeep}@iitkgp.ac.in Department of Computer Science, ETH Zurich, Zürich, Switzerland sikhar.patranabis@inf.ethz.ch
Technische Universität München, Munich, Germany

ccne Universität Munchen, Munich, Germ debapriya.basu-roy@tum.de

Abstract. Fault attacks (FA) are one of the potent practical threats to modern cryptographic implementations. Over the years the FA techniques have evolved, gradually moving towards the exploitation of devicecentric properties of the faults. In this paper, we exploit the fact that activation and propagation of a fault through a given combinational circuit (i.e., observability of a fault) is data-dependent. Next, we show that this property of combinational circuits leads to powerful Fault Template Attacks (FTA), even for implementations having dedicated protections against both power and fault-based vulnerabilities. The attacks found in this work are applicable even if the fault injection is made at the middle rounds of a block cipher, which are out of reach for most of the other existing fault analysis strategies. Quite evidently, they also work for a known-plaintext scenario. Moreover, the middle round attacks are entirely blind in the sense that no access to the ciphertexts (correct/faulty) or plaintexts are required. The adversary is only assumed to have the power of repeating an unknown plaintext several times. Practical validation over a hardware implementation of SCA-FA protected PRESENT, and simulated evaluation on a public software implementation of protected AES prove the efficacy of the proposed attacks.

Keywords: Fault attack · Fault propagation · Masking

### 1 Introduction

Implementation-based attacks are practical threats to modern cryptography. With the dramatic increase in the usage of embedded devices for IoT and mobile

**Electronic supplementary material** The online version of this chapter (https://doi.org/10.1007/978-3-030-45721-1\_22) contains supplementary material, which is available to authorized users.

D. B. Roy—Worked on this project during his stay at IIT Kharagpur.

S. Patranabis—Worked on this project during his stay at IIT Kharagpur.

<sup>©</sup> International Association for Cryptologic Research 2020 A. Canteaut and Y. Ishai (Eds.): EUROCRYPT 2020, LNCS 12105, pp. 612–643, 2020. https://doi.org/10.1007/978-3-030-45721-1\_22

applications, such attacks have become a real concern. Most of the modern embedded devices carry cryptographic cores and are physically accessible by the adversary. Therefore, suitable countermeasures are often implemented to protect the cryptographic computations from exploitation.

Side-channel attacks (SCA) [1] and Fault attacks (FA) [2,3] are the two most widely explored implementation attack classes till date. The main idea behind the first one is to passively exploit the operation dependency (simple-power-analysis) or data-dependency (differential/correlation power analysis) of the cryptographic computation to infer the secret key by measuring power or electromagnetic (EM) signals. In contrast, fault attacks are active in nature, as they work by corrupting the intermediate computation of the device in a controlled manner. Intentionally injected faults create a statistical bias in some of the intermediate computation states. Such bias is exploited by the adversary (either analytically or statistically) to reduce the entropy of the unknown key and thereby recovering the key [3].

The protection mechanisms found in modern devices mostly try to mitigate the two abovementioned classes of attacks. In this context, hardening the cipher algorithm itself with countermeasures is often preferred than the sensor and shield-based physical countermeasures. This is due to the fact that algorithmlevel countermeasures are flexible in terms of usability. Moreover, they often provide provable security guarantees. Masking is the most prominent and widely deployed countermeasure so far, against passive SCA [4-7]. Masking is a class of techniques which implement secret sharing at the level of cryptographic circuits. Each cipher variable x is split into a certain number (say d+1) of shares in masking which are statistically independent by their own, and also while considered in groups of size up to d. Each underlying function of the cipher is also shared into d+1 component functions (respecting the correctness) to process the shared variables. The order of protection d intuitively means that an adversary has to consider SCA leakages for d+1 points, simultaneously, in order to gain some useful information about the intermediate computation. In the context of FA, detection-type countermeasures are the most common ones. The main principle of these FA countermeasures is to detect the presence of a fault via some redundant computation (time/space redundancy or information redundancy), and then react by either muting or randomizing the corrupted output [8,9]. Another alternative way is to avoid the explicit detection step altogether, and perform the computation in a way so that it gets deliberately randomized in the presence of an error in computation (infective countermeasure) [10].

Symmetric key primitives (such as block ciphers) are the most widely analyzed class of cryptographic constructs in the context of implementation-based attacks. Quite evidently, the current evaluation criteria for a block cipher design takes the overhead due to SCA and FA protections directly into account. In other words, countermeasures are nowadays becoming an essential part of a cipher. In practice, there exist proposals which judiciously integrate these two countermeasures for block ciphers [11]. Whether such hardened algorithms are actually secured or not is, however, a crucial question to be answered.

Recent developments in FA show that the answer to the above-mentioned question is negative. Although combined countermeasures are somewhat successful in throttling passive attacks, they often fall prev against active adversaries. In [12,13], it was shown that if an adversary has the power of injecting a sufficient number of faults, even the correct ciphertexts can be exploited for an attack. The attack in [12], also known as Statistical Ineffective Fault Analysis (SIFA), changed the widely regarded concept that fault attacks require faulty ciphertexts to proceed. Most of the existing FA countermeasures are based on this belief and thus were broken. In a slightly different setting, the so-called Persistent Fault Analysis (PFA) [14,15] presented a similar result. The main reason behind the success of SIFA and PFA is that they typically exploit the statistical bias in the event when a fault fails to alter the computation. However, this seemingly simple event can be exploited in several other ways, too, which may lead to more powerful attacks on protected implementations. Particularly, in this paper, we show that once a fault is injected, whether it propagates to the output through the circuit or not is data-dependent. This data dependency works as a source of information leakage which eventually leads towards the recovery of the secret even from protected cipher implementations. In contrast to SIFA or PFA, we do not require access to the correct/faulty ciphertexts. Our contributions in this paper are discussed below.

Our Contributions: In this paper, we propose a new attack strategy for protected implementations which exploits fundamental principles of digital gates to extract the secret. The main observation we exploit is that the output observability of a fault, injected at one input of an AND gate depends on the values of the other inputs. In general, the activation and propagation of a fault inside a circuit depends upon the value under process, which is indeed a side-channel leakage. Based on this simple observation we devise attacks which can break masking schemes of any arbitrary order, even if it is combined with FA countermeasures. The strongest feature of this attack strategy is that it can enable attacks in the middle round of a cipher without requiring any explicit access to the ciphertexts even if they are correct. Just knowing whether the outcome of the encryption is faulty or not would suffice. The plaintexts are need not be known explicitly in all scenarios, but the adversary should be able to repeat a plaintext several times. One should note that the attacks like SIFA require ciphertext access and are also not applicable to the middle rounds.

The fault model utilized in this attack is similar to the one exploited for SIFA [12]. However, the exploitation methodology of the faults is entirely

<sup>&</sup>lt;sup>1</sup> Several modern symmetric-key protocols do not expose the ciphertexts. One prominent example is the Message Authentication Codes (MAC) in certain application scenarios. Furthermore, for many existing Authenticated Encryption schemes, direct access to the plaintext is not available for the block ciphers used within the scheme. However, fixing the plaintext value may be achieved. Also, in real devices, the accessibility of plaintexts cannot be assumed in every scenario. One typical example is the shared root key usage in UMTS [16].


A + + o ol-	Dunalea	Breaks	Requires	Middle			
Attack	Breaks	Fault	Ciphertext	Round	Comments		
Algorithm	Masking?	Countermeasure?	Access?	Attack?			
SIFA	,	/	,	X	Breaks SCA-FA		
SILA	•	•	•	^	protection		
PFA	,	1	,	X	Breaks SCA-FA		
FFA	•	•	•	^	protection		
SEA	X	1	x	1	Masking		
SEA	^	•	^	•	is a countermeasure		
BFA	x	Not. All	x	1	Masking		
BrA	^	Not All	^	•	is a countermeasure		
FTA	,	/	X	/	Breaks SCA-FA		
FIA	<b>/</b>	<b>V</b>	^	•	protection		

Table 1. Comparison of FTA with other competing attacks

different from SIFA. While SIFA uses statistical analysis based on the correct ciphertexts, we propose a novel strategy based on *fault templates*. The Fault Template Attack strategy, abbreviated as FTA, efficiently exploits fault characteristics from different fault locations for constructing distinguishing fault patterns, which enable key/state recovery. In principle, FTA is closer to SCA than FAs, and hence, the evaluation of masking against this attack becomes essential.

The attacks proposed in this paper require multiple fault locations to extract the entire key. Note that, we do not require multiple fault locations to be corrupted at the same time, but injections can be made one location at a time in different independent experiments. The spatial and temporal control of the faults are practically feasible, as we show by means of an EM fault injection setup in this paper. In particular, we target a hardware implementation of PRESENT with first-order Threshold Implementation (TI) [17] for SCA protection, and duplication based FA protection. Although in our practical experiments, we target hardware implementations, similar faults can be generated for software as well. To establish this, we simulate the desired faults on a publicly available masked software implementation of AES augmented with an FA countermeasure and perform the key recovery for it. One advantage of FTA attack strategy is that an implementation similar to the target one can be extensively profiled before attack, and parameters for obtaining the desired faults can be identified.

The idea of FA without direct access to the plaintext and ciphertext has been explored previously. The closest to our proposal are the so-called Blind Fault Analysis (BFA) [18], the Safe-Error-Attack (SEA) [19] and the Fault Sensitivity Analysis (FSA) [20]. However, none of these attacks exploit the inherent circuit properties as we do in our case. Finally, BFA and SEA can be throttled by masking, and FSA on masked implementations require timing information of the S-Boxes along with the faults. The greatest advantage of our proposal lies at the point that our attacks are applicable for masking countermeasures even while combined with a state-of-the-art FA countermeasure. Although SIFA and



**Fig. 1.** Fault propagation: (a) XOR gate; (b) AND gate. The inputs for activation and propagation are in blue and the value of the stuck-at fault is in red. (Color figure online)

PFA work on masking, both of them require ciphertext access. The differences of our attack from other competing ones are summarized in Table 1.

In order to validate our idea both theoretically and practically, we choose the block cipher PRESENT as a test case [21]. This choice is motivated by that fact that PRESENT is a fairly well-analyzed design and also an ISO standard [22]. The choice of a lightweight cipher is also motivated by the fact that countermeasures are extremely crucial for such ciphers as they are supposed to be deployed on low cost embedded devices. However, the attacks are equally applicable to larger block ciphers like AES. Our validation on masked AES justifies this claim.

The rest of the paper is organized as follows. We begin by explaining the fundamental principles behind the attacks in Sect. 2 through interpretable examples. Feasibility of the attacks for unmasked but FA protected implementations are discussed in Sect. 3 taking PRESENT as an example. Attacks on combined countermeasures are proposed in Sect. 4 (on PRESENT), followed by a brief discussion on the practical evaluation of the attack in Sect. 5. We conclude the paper in Sect. 6. An extended version of this paper is available on eprint<sup>2</sup> providing further details on the practical experiments, and a brief discussion on the implication of FTA on state-of-the-art countermeasures.

# 2 The Fundamental Principle

# 2.1 Fault Activation and Propagation

The concept of fault activation and propagation is instrumental for structural fault testing of digital circuits. Almost every Automatic Test Pattern Generation (ATPG) algorithm relies on these two events. Consider a combinational circuit  $\mathcal{C}$  and an internal net i in this circuit. The problem is to test if the net has been stuck at a value 0 or 1. A test pattern for exposing this fault to the output is required to perform the following two events in sequence:

- 1. **Fault Activation:** The test pattern is required to set the net i to value x such that i carries the complement of x (i.e.,  $\overline{x}$ ) in the presence of a fault and x, otherwise.
- 2. Fault Propagation: The test pattern has to ensure that the effect of the fault propagates to the output of the circuit C.

<sup>&</sup>lt;sup>2</sup> https://eprint.iacr.org/2019/937.

Both the activation and propagation events strongly depend upon the structure of the circuit graph, and the gates present in the circuit. However, understanding the fault activation and propagation property of each gate is the very first step to have an insight into the attacks we are going to propose. Let us first consider a linear 2-input XOR gate as shown in Fig. 1(a). Without loss of generality, we consider a stuck-at-0 fault at the input register a, while the input register b may take values independently. In order to activate the fault at a, one must set a=1. The next step is to propagate the fault at the output. One may observe that setting the input b to either 0 or 1 will expose the fault at a to the output a0. A similar phenomenon can be observed for an a1-input XOR gate. This observation is summarized in the following statement:

Given an n-input XOR gate having an input set I, (|I| = n), an output O, and a faulted input  $i \in I$ , the fault propagation to Odoes not depend upon the valuations of the subset  $I \setminus \{i\}$ .

An exactly opposite situation is observed for the nonlinear gates like AND/OR. For the sake of illustration, let us consider the two-input AND gate in Fig. 1(b). Here a stuck-at fault (either stuck-at-0 or stuck-at-1) at input register a can propagate to the output o if and only if the input b is set to the value  $1^3$ . An input value of 1 for an AND gate is often referred to as non-controlling value<sup>4</sup>. The activation and propagation property of the AND gates, thus, can be stated as follows:

For an n-input AND gate with input set I, output O, and one faulty input  $i \in I$ , the fault propagation takes place if an only if every input in the subset  $I \setminus \{i\}$  is set to its non-controlling value.

### 2.2 Information Leakage Due to Fault Propagation


Now we describe how information leaks due to the propagation of faults. Once again, we consider the AND and the XOR gate for our illustration. Let us assume that the gates are processing secret data and an active adversary  $\mathcal{A}$  can only have the information whether the output is faulty or not. The adversary can, however, inject a stuck-at fault at one of the input registers of the gate<sup>5</sup>. We also consider that the adversary has complete knowledge about the type of the gate she is targeting. With this adversary model, now we can analyze the information leakage due to the presence of faults.

First, we consider the XOR gate. Without loss of generality, let us assume the fault to be stuck-at-0, and the injection point as a. Then the fault will propagate to the output whenever it gets activated. In other words, just by

 $<sup>^3</sup>$  The fault activation takes place if a is set to 1 (stuck-at-0) or 0 (stuck-at 1).

<sup>&</sup>lt;sup>4</sup> A controlling input value of a gate is defined as a value, which, if present for at least one input, sets the output of the gate to a known value. Non-controlling value is the complement of the controlling value.

<sup>&</sup>lt;sup>5</sup> Although for simplicity we are considering stuck-at faults here, our arguments are also valid for single bit toggle faults, and later on, we show how such faults can be injected in an actual hardware.




**Fig. 2.** Fault propagation through combinational circuits: (a) Injection at XOR gate input; (b) Injection at AND gate input. The inputs for activation and propagation are shown in blue and the nature of the stuck-at fault is shown in red. The propagated faulty intermediate value is shown in green. (Color figure online)

observing whether the output is faulty A can determine the value of a. More precisely, if the output is fault-free a = 0 and a = 1, otherwise.

The situation is slightly different in the case of AND gates. Here the output becomes faulty only if the fault is activated at a and b is set to its non-controlling value. In this case, the adversary can determine the values of both a and b. However, one should note that the fault will only propagate if both a and b are set to unity. For all other cases the output will remain uncorrupted and  $\mathcal{A}$  cannot determine what value is being processed by the gate. Putting it in another way, the adversary can divide the value space of (a, b) into two equivalence classes. The first class contains values (0,0),(0,1)(1,0), whereas the second class contains only a single value (1,1). One should note that the intra-class values cannot be distinguished from each other.

One general trend in FA community is to quantify the leakage in terms of entropy loss. The same can be done here for both the gates. Without the fault the entropy of (a,b), denoted as H((a,b)), is 2. In the case of XOR gate, the entropy reduces after the first injection event. Depending on the value of the observable  $O_{f_1}$ , which we set to 1 if the fault is observed at the output (and 0, otherwise), the actual input value at the fault location can be revealed. More formally, we have  $H((a,b)|O_{f_1}=0)=1$  and  $H((a,b)|O_{f_1}=1)=1$ . Therefore, the remaining entropy  $H((a,b)|O_{f_1})=\frac{1}{2}\times H((a,b)|O_{f_1}=0)+\frac{1}{2}\times H((a,b)|O_{f_1}=1)=1$ . In other words, the entropy of (a,b) reduces to 1 after one fault injection. The situation is slightly different in the case of AND gate. Here the remaining entropy can be calculated as  $H((a,b)|O_{f_1})=\frac{3}{4}\times\log_23+\frac{1}{4}\times\log_21=1.18$ . Although the leakage here is slightly less compared to the XOR gate, one should note that it is conditional on the non-faulty inputs of the gate too. In other words, partial information regarding both a and b are leaked, simultaneously. In contrast, XOR completely leaks one bit but does not leak anything about the other inputs.

As we shall show later in this paper, both AND and XOR gate leakages can be cleverly exploited to mount extremely strong FAs on block ciphers. In the next subsection, we extend the concept of leakage for larger circuits.



**Fig. 3.** Fault propagation through S-Box Polynomials. The input pattern causing the propagation is shown in blue. The stuck-at fault type is shown in red. (Color figure online)

# 2.3 Fault Propagation in Combinational Circuits

One convenient and general way of realizing different sub-operations of a block cipher is by means of algebraic expressions over GF(2) also known as Algebraic Normal Form (ANF). For the sake of explanation, we also use ANF representation of the circuits throughout this paper. ANF representation is also common while implementing masking schemes. Therefore, a good starting point would be to analyze the effect of faults on an ANF expression. For example, let us consider the ANF expression f = b + ca and its corresponding circuit in Fig. 2.6 As in the previous case, we assume that the adversary A can only observe whether the output is faulty or not, but cannot observe the actual output of the circuit. Also, the inputs are not observable but can be kept fixed. With this setting the adversary injects a stuck-at-0 fault in b (see Fig. 2(a)). Now, since the input is fixed, a fault at the output would imply that b=1. On the other hand, the output will be correct only if b = 0. The property of the XOR gate mentioned in the previous subsection ensures that the other input coming from the product term does not affect the recovery of the bit b. Similarly, one can recover the output of the product term ca.

Let us now consider recovery of the bits a and c, with the fault injected at a. From the properties of an AND gate, the fault will propagate to the wire t (see Fig. 2(b)) if and only if c=1 and a=1. This fault, on the other hand, will directly propagate to the output as the rest of the circuit only contain an XOR gate. However, from adversary's point of view, entropy reduction due to a non-faulty output is not very significant (non-faulty output may occur for (c,a) taking values (0,0), (0,1) and (1,0)). Moreover, no further information is leaked even if the attacker now targets the input c with another fault. It may seem that the AND gates are not very useful as leakage sources. However, it is not true if we can somehow exploit the fact that it leaks information about more than one bits. The next subsection will elaborate the impact of this property on S-Boxes.

<sup>&</sup>lt;sup>6</sup> Note that the "+" represents XOR operation here.

# 2.4 Propagation Characteristics of S-Boxes

The S-Boxes are one of the most common constituents of modern block ciphers. In most of the cases, they are the only non-linear function within a cipher. Mathematically, they are vectorial Boolean functions consisting of high degree polynomials over GF(2). Such polynomials contain high degree monomials which are nothing but several bits AND-ed together. As a concrete example, we consider the S-Box polynomials for PRESENT as shown in Eq. (1). This S-Box has 4 input bits denoted as  $x_1, x_2, x_3, x_4$  and 4 output bits  $y_1, y_2, y_3, y_4$  (where  $x_1$  and  $y_1$  are the Most Significant Bits (MSB) and  $x_4$  and  $y_4$  are the Least Significant Bits (LSB)).

$$y_{1} = x_{1}x_{2}x_{4} + x_{1}x_{3}x_{4} + x_{1} + x_{2}x_{3}x_{4} + x_{2}x_{3} + x_{3} + x_{4} + 1$$

$$y_{2} = x_{1}x_{2}x_{4} + x_{1}x_{3}x_{4} + x_{1}x_{3} + x_{1}x_{4} + x_{1} + x_{2} + x_{3}x_{4} + 1$$

$$y_{3} = x_{1}x_{2}x_{4} + x_{1}x_{2} + x_{1}x_{3}x_{4} + x_{1}x_{3} + x_{1} + x_{2}x_{3}x_{4} + x_{3}$$

$$y_{4} = x_{1} + x_{2}x_{3} + x_{2} + x_{4}$$

$$(1)$$

Let us consider the first polynomial in this system without loss of generality. Also, we consider a stuck-at-1 fault at  $x_1$  during the computation of the first monomial  $x_1x_2x_4$  in this polynomial. The exact location of this fault in the circuit is depicted in Fig. 3. Given this fault location, the fault propagates to the output only if  $(x_1 = 0, x_2 = 1, x_3 = 0, x_4 = 1)$  or  $(x_1 = 0, x_2 = 1, x_3 = 1, x_4 = 1)$ . For the rest of the cases, the output remains unaltered. Consequently, if the S-Box inputs are changing and the value is inaccessible for the adversary, she can still detect when the S-Box processes the input (0,1,0,1) or (0,1,1,1), as compared to other inputs. In the next subsection, we shall show how this simple observation results in key leakage for an entire cipher.

# 3 Fault Observability Attacks

In this section, we describe how information leakage from gates eventually results in key leakage for so-called FA resilient block cipher implementations. For the sake of simplicity, we begin with implementations having redundancy-based detection-type FA countermeasures. Implementations having both masking and FA countermeasures will be considered in the subsequent sections. The detection-type FA countermeasures under consideration may use any form of redundancy (space, time or information redundancy) [8,9]. However, the attacks we are going to describe are equally applicable to any member of this classical countermeasure class. For the sake of simplicity, we, therefore, consider the most trivial form where the redundancy check happens at the end of the computation before outputting the ciphertexts.

### 3.1 Template-Based Fault Attacks

Before going to the actual attack instances, let us first describe our general attack strategy, which is based on constructing templates. Similar to the template attacks in SCA, fault template attacks also consist of two phases, namely:

### Algorithm 1. BUILD\_TEMPLATE

```
Input: Target Implementation C, Fault fl
Output: Template T
    \mathcal{T} := \emptyset
    w := GET\_SBOX\_SIZE()
                                                                                  for (0 \le k < 2^w) do

    ∨ Varv one kev word

        \hat{F}_t := \emptyset
        for (0 \le p < 2^w) do
                                                                               \triangleright Vary one w-bit plaintext word
            x := p \oplus k
            y_f := \bar{C}(x)^{fl}
                                                    ▶ Inject fault in one of the S-Boxes for each execution.
            y_c := C(x)
            if DETECT_FAULT(y_f, y_c) == 1 then
                                                                                      ▶ Fault detection function
                F_t := F_t \cup \{1\}
                F_t := F_t \cup \{0\}
            end if
        end for
        \mathcal{T} := \mathcal{T} \cup \{(F_t, k)\}
    end for
    Return \mathcal{T}
```

Note that C(x) (resp.  $C(x)^{fl}$ ) is effectively S(x+k) where  $S(\cdot)$  is an S-Box. This is true for other template building algorithms as well in this paper

- 1. **Template Building (offline):** This is an offline phase where an implementation similar (preferably from the same device family) to the target is profiled extensively to construct an informed model for the attack. The aim of this informed modeling is to reason about some unknown directly in the online phase of the attack on the actual target, based on some observables from the online experiment<sup>7</sup>. Formally, a template  $\mathcal{T}$  for fault attack can be represented as a mapping  $\mathcal{T}: \mathcal{F} \to \mathcal{X}$ , where an  $a \in \mathcal{F}$  is constructed by computing some function on the observables (i.e.  $a = \mathcal{G}(\mathcal{O})$ ). The location for a fault injection can be used as auxiliary information while computing the function from the observable set to the set  $\mathcal{F}$ . The range set  $\mathcal{X}$  of the template  $\mathcal{T}$  either represents a part of an intermediate state, (for example, the value of a byte/nibble) or a part of the secret key.
- 2. **Template Matching (online):** In this online phase, an implementation (identical to one profiled in the offline phase) with an unknown key is targeted with fault injection. The injection locations may be pre-decided from the template construction phase. The unknown is supposed to be discovered by first mapping the observables from this experiment to a member of the set  $\mathcal{F}$  and then by finding out the corresponding value of the unknown from the set  $\mathcal{X}$  using the template  $\mathcal{T}$ .

Unlike differential or statistical fault attacks, the key recovery algorithms in fault template attacks are fairly straightforward in general. The fault complexity of the attacks is comparable with that of the statistical fault attacks. However, one great advantage over statistical or differential fault attacks is that access to ciphertexts or plaintexts is not essential. The attacker only requires to

<sup>&</sup>lt;sup>7</sup> The observable (denoted as  $\mathcal{O}$ ), for example, can be the knowledge that whether the output of an encryption is faulty or not.

know whether the outcome is faulted or not. More precisely, FTA can target the middle rounds of block ciphers, which are otherwise inaccessible by statistical or differential attacks due to extensive computational complexity. Apart from that, the FTA differs significantly from all other classes of fault attacks in the way it exploits the leakage. While differential or statistical attacks use the bias in the state due to fault injection as a key distinguisher, template-based attacks directly recover the intermediate state values. From this aspect, this attack is closer to the SCA attacks. However, there are certain dissimilarities with SCA as well, in the sense that SCA template attacks try to model the noise from the target device and measurement equipment. In contrast, FTA goes beyond noise modeling and build templates over the fault characteristics of the underlying circuit.

# Algorithm 2. MATCH\_TEMPLATE

```
Input: Protected cipher with unknown key C_k, Fault fl, Template T
Output: Set of candidate correct keys k_{cand}
    k_{cand} := \emptyset

▷ Set of candidate keys

    w := \texttt{GET\_SBOX\_SIZE}()
    F_t := \emptyset
    for (0 \le p < 2^w) do
                                                                    Vary a single w bit word of the plaintext
        \mathcal{O} := (C_k(p))^{fl}
                                                                                 ▷ Inject fault for each execution
        if (\mathcal{O} == 1) then
                                                                                                     ▶ Fault detected
            F_t := F_t \cup \{1\}
        else
            F_t := F_t \cup \{0\}
        end if
    end for
    k_{cand} := k_{cand} \cup \{\mathcal{T}(F_t)\}
    Return k_{cand}
```

## 3.2 Attacks on Unmasked Implementations: Known Plaintext

In this subsection, we present the first concrete realization of FTA. The first attack we present requires the plaintexts to be known and controllable. However, explicit knowledge of the ciphertexts is not expected. The adversary is only provided with the information whether the outcome of an encryption is faulty or not. One practical example of such attack setup is a block-cipher based Message-Authentication Code (MAC), where the authentication tag might not be exposed to the adversary, but the correctness of the authentication is available. We also assume a stuck-at-1 fault model for simplicity. However, the attack also applies to stuck-at-0 and bit-flip models. For the sake of illustration, we mainly consider the PRESENT block cipher. The attack consists of two phases as detailed next.

Offline Phase – Template Building: Perhaps the most important aspect of the attacks we describe is the fault location. As elaborated in Sect. 2.4, leakage from the non-linear or the linear gates can be exploited. For this particular case we choose an AND gate for fault injection as in Sect. 2.4, respecting the fact that information regarding multiple bits are leaked, simultaneously. The same

fault location as in Sect. 2.4 is utilized. The observables, in this case, are the 0,1 patterns, from the protected implementation where 0 represents a correct outcome and 1 represents a faulty outcome. The domain set  $\mathcal{F}$  of the template consists of patterns called fault patterns (denoted as  $F_t$  in the algorithm) constructed from the observables. The fault location, in this case, is fixed. The process of transforming the observables to fault patterns and then mapping them to the set  $\mathcal{X}$  is outlined in Algorithm 1<sup>8</sup>. For each choice of the key nibble (which is a member from set  $\mathcal{X}$ ), all 16 possible plaintext nibbles are fed to the S-Box equations according to a predefined sequence, and the stuck-at-1 fault is injected for each of the cases. Consequently, for each choice of the key nibble, one obtains a bit-string of 16 bits which is the desired fault pattern ( $F_t$ ). The fault patterns are depicted in Table 2. It can be observed that corresponding to each fault pattern, there can be two candidate key suggestions. One should also note that changing the fault location might change the fault patterns and the mapping  $T: \mathcal{F} \to \mathcal{X}$ .


Online Phase – Template Matching: The online phase of the attack is fairly straightforward. The attacker now targets an actual implementation (similar to that used in the template building phase) with an unknown key and constructs the fault patterns. The fault patterns are constructed for each S-Box at a time, by targeting the first round<sup>9</sup>. Next, the template is matched, and the key is recovered directly. The algorithm for the online phase is outlined in Algorithm 2 for each nibble/byte. Few intricacies associated with the attack are addressed in the following paragraphs.

Unique key recovery: The template used in the proposed attack reduces the entropy of each key nibble to 1-bit (that is, there are two choices per key nibble). The obvious question is whether the entropy can be reduced to zero or not. In other words, is it somehow possible to create a template which provides unique key suggestions for each fault pattern? The answer is negative for this particular example. This is because with the chosen fault (bit  $x_1$  in the monomial  $x_1x_2x_4$  of the first polynomial in Eq. (1)) location, no leakage happens for the variable  $x_3$ . In fact, there is no such location in the S-Box equations which can simultaneously leak information regarding all the bits. Therefore, one-bit uncertainty will always remain for the given template and for all other similar templates. However, the key can still be recovered uniquely if another template, corresponding to a different fault location, is utilized. The choice of this fault location should be such that it leaks about  $x_3$ . The main challenge in this context is to keep the number of injections as low as possible for the second template. Fortunately, it was observed that the second template can be constructed in a way so that it only

Note that, in this attack in all our subsequent attacks, constructing the template for one S-Box is sufficient. The same template can be utilized for extracting all key nibbles of a round one by one.

<sup>&</sup>lt;sup>9</sup> Extraction of round keys in a per-nibble/byte basis is done for all the attacks described in this paper.

**Table 2.** Template-1 for attacking the first round of PRESENT by varying the plaintext nibble. The black cells represent 1 (faulty output) and the gray cells represent 0 (correct output).



**Table 3.** Template-2 for attacking the first round of PRESENT. The black cells represent 1 (faulty output) and the gray cells represent 0 (correct output).

0	Key
	2, 3, 6, 7, 10, 11, 14, 15
	0, 1, 4, 5, 8, 9, 12, 13

requires a single fault injection. The trick is to corrupt a linear term  $x_3$  in the same polynomial (The template is depicted in Table 3). Due to the activation-propagation property of the XOR gates, a single injection would reveal the value of the bit  $x_3$ . In practice, we take the intersection between the key suggestions obtained from two different templates and can identify the key uniquely. As a concrete example for why it works, consider the key suggestion (13, 15) from the first template. The second template will provide either of the two suggestion sets described in it. Now, since 13 and 15 only differ by the bit  $x_3$ , the suggestion set returned by template-2 is supposed to contain only one of 13 and 15. Hence taking the intersection of this second key suggestion set with the first one would uniquely determine the key.

Required number of faults: The proposed attack performs the key recovery in a nibble-wise manner. A straightforward application of Algorithm 2 for template matching here would require total 17 fault injections (16 for the first template matching and 1 for the second template matching) per nibble, and thus  $17 \times 16 =$ 272 fault injections for recovering the entire round key in the online phase. However, given the regularity of the fault patterns in template-1 (as shown in Table 2), the number of injections per nibble can be reduced further. Note that, each pattern consists of two faulty outputs (black cells in Table 2). If we consider the first faulty outcome from each pattern, the index of them are unique per pattern. In other words, if the index of the first faulty outcome in a pattern  $F_t$  is denoted as  $Ind_1(F_t)$  then we have  $\forall s, t, 0 \leq s, t \leq 7, s \neq t$ .  $Ind_1(F_s) \neq Ind_1(F_t)$ . With this observation, the average number of injection for matching template-1 becomes 7.6, which is the expected value of  $Ind_1(F_t)$ 's for all  $F_t$ . In summary, with roughly 8+1=9 fault injections on average, one can recover a key nibble. Another general trick for reducing the number of faults is to choose the highest degree monomial for injection so that the maximum number of bits can be

leaked at once. The remaining bits can then be leaked by choosing lower degree terms and constructing templates for them. This trick reduces the number of key suggestions per pattern in a template. Moreover, we note that all fault locations within a single higher degree monomial are equivalent in terms of leakage. This fact gives extra flexibility while choosing the fault locations for an attack.

It should be observed that although the attack described in this subsection requires at most two fault locations to be corrupted to recover the key uniquely, the corruptions need not be simultaneous. In practice, one can run independent fault campaigns on the target implementation and combine the results to recover the key. A similar attack is also applicable for AES (see supplementary materiel in the extended version for a brief description of this attack). In the next subsection, we will explore the situations where the fault is injected at a middle round of the cipher. As we shall see, the attack methodology of our still allows the recovery of the key within reasonable computational and fault complexity.

# 3.3 Attacks on Unmasked Implementations: Middle Rounds

Classically FAs target the outer rounds of block ciphers. Attacking middle rounds are not feasible due to the extensive exhaustive search complexity involved, which becomes equal to the brute force complexity. However, the proposed template-based attack techniques do not suffer from this limitation. In this subsection, we shall investigate the feasibility of FTA on the middle rounds of a block cipher.

The main challenge in a middle round attack is that the round inputs are not accessible. Therefore, the attacks described in the last subsections cannot be directly applied in this context. However, template construction is still feasible. A single attack location, in this case, cannot provide sufficient exploitable leakage. The solution here is to corrupt multiple chosen locations and to construct a single template combining the information obtained. Unlike the previous case, where the plaintext was varying during the attack phase, in this case, it is required to

# **Algorithm 3.** BUILD\_TEMPLATE\_MIDDLE\_ROUND

```
Input: Target implementation C, Faults fl_0, fl_1, ..., fl_h
Output: Template T
    \hat{T} := \emptyset
    w := GET\_SBOX\_SIZE()
                                                                                  ▷ Get the width of the S-Box
    for (0 \le x < 2^w) do
                                                          \triangleright The key is known and fixed here and x is an
                                                             intermediate S-Box input
        F_t := \emptyset
        for each fl \in \{fl_0, fl_1, ..., fl_h\} do
            y_f := C(x)^{\hat{f}l}
                                                 ▷ Inject fault in one copy of the S-Box for each execution
            y_c := C(x)
            if DETECT_FAULT(y_f, y_c) == 1 then
                                                                                      ▶ Fault detection function
                F_t := F_t \cup \{1\}
            else
                F_t := F_t \cup \{0\}
            end if
        end for
        \mathcal{T} := \mathcal{T} \cup \{(F_t, x)\}
    end for
    Return T
```

### Algorithm 4. MATCH\_TEMPLATE\_MIDDLE\_ROUND

```
Input: Protected cipher with unknown key C_k, Faults fl_0, fl_1, ..., fl_h, Template T
Output: Set of candidate correct states x_{cand}
    x_{cand} := \emptyset
                                                                                             ▷ Set of candidate states
    w := \texttt{GET\_SBOX\_SIZE}()
    F_t := \emptyset
    for each fl \in \{fl_0, fl_1, ...fl_h\} do
        \mathcal{O} := (C_k(p))^{fl}
                                                                                    ▷ Inject fault for each execution
        if (\mathcal{O} == 1) then
                                                                                                        ▶ Fault detected
             F_t := F_t \cup \{1\}
             F_t := F_t \cup \{0\}
        end if
    end for
    x_{cand} := x_{cand} \cup \{\mathcal{T}(F_t)\}
    Return x_{cand}
```

be kept fixed. Formally, the mapping from the set of observables to the set  $\mathcal{F}$ , in this case, is a function of fault locations. Also, the range set  $\mathcal{X}$  of the template, in this case, contains byte/nibble values from an intermediate state instead of keys (more precisely, the inputs of the S-Boxes).

One aspect of this attack is to select the fault locations, which would lead to maximum possible leakage. In contrast to the previous attack, where corrupting the highest degree monomials leak the maximum number of bits, in this new attack we observe that linear monomials are better suited as fault locations. This is because linear monomials leak information irrespective of the value of their input or the other inputs of the S-Box, and as a result, the total number of fault injections would be minimized for them. Considering the example of PRESENT, one bit is leaked per fault location and hence 4 different locations have to be tried to extract a complete intermediate state nibble. The template building and the attack algorithm (in per S-Box basis) are outlined in Algorithm 3 and 4.

The template for the middle round attack on PRESENT is shown in Table 4, where each  $fl_i$  denotes a fault location. Since the linear terms are corrupted, each intermediate can be uniquely classified. In the online phase of the attack, the plaintext is held fixed. The specified fault locations are corrupted one at a time, and the fault patterns are constructed. An intermediate state can be recovered with this approach immediately (by applying the Algorithm 4 total 16 times). However, one should notice that recovering a single intermediate state does not allow the recovery of the round key. At least two consecutive states must be recovered for the actual key recovery. Fortunately, recovery of any state with the proposed attack strategy is fairly straightforward. Hence, one just need to recover the states corresponding to two consecutive rounds and extract one round of key in a trivial manner. In essence, the round key corresponding to any of the middle rounds can be recovered. The number of faults required for entire round key recovery is 128 in this case for PRESENT.

#### 3.4 Discussion

The attack technique outlined for the middle rounds requires the fault to be injected at many different locations. Although the SEA attacks would also require a similar number of fault injections<sup>10</sup>, as we show in the next section, the proposed attack strategy still works when masked implementations are targeted. This is clearly an advantage over SEA or BFA or as they are not applicable on masking implementations [18].

It is interesting to observe that a trade-off is involved regarding the required number of fault locations with the controllability of the plaintext. If the plaintext is known and can be controlled, the number of required fault locations are low. On the other hand, the number of different fault locations increases if the plaintext is kept fixed. This can be directly attributed to the leakage characteristics of the gates. The leakage from AND gates is more useful while its inputs are varying and it is exactly opposite for the XOR gates. It is worth mentioning that the middle round attacks can also be realized by corrupting several higher-order monomials in the S-Box polynomials. However, due to the relatively low leakage from AND gates for one fault, the number of injections required per location is supposed to be higher.

From the next section onward, we shall focus on attacking masked implementations. Although, masking is not meant for fault attack prevention, in certain cases it may aid the fault attack countermeasures [18]. The study on masking becomes more relevant in the present context because our attacks, in principle, are close to SCA attacks (in the sense that both tries to recover values of some intermediate state).

**Table 4.** Template for attacking the middle rounds of PRESENT. Here  $fl_0 = x_1$  in polynomial of  $y_1$ ,  $fl_1 = x_3$  in polynomial of  $y_1$ ,  $fl_2 = x_4$  in polynomial of  $y_1$ , and  $fl_3 = x_2$  in polynomial of  $y_4$ .

$fl_0$	$fl_1$	$fl_2$	$fl_3$	State		$fl_0$	$fl_1$	$fl_2$	$fl_3$	State
				0						8
				1	П					9
				2						a
				3	П					b
				4						с
				5	П					d
				6						е
				7						f

<sup>&</sup>lt;sup>10</sup> In fact, one can perform the same attack at the key addition stages to recover the key directly.

# 4 Attack on Masked Implementations

Masking is a popular countermeasure for SCA attacks. Loosely speaking, masking implements secret sharing at the level of circuits. Over the years, several masking schemes have been proposed, the most popular one being the Threshold-Implementation (TI) [6]. For illustration purpose, in this work, we shall mostly use TI implementations.

Before going into the details of our proposed attack on masking, let us briefly comment on why SEA does not work on masking. Each fault injection in the SEA reveals one bit of information. However, each actual bit of a cipher is shared in multiple bits in the case of masking, and in order to recover the actual bit, all shares of the actual bit have to be recovered, simultaneously. Moreover, the mask changes at each execution of the cipher. Hence, even if a single bit is recovered with SEA, it becomes useless as the next execution of the cipher is suppose to change this bit with probability  $\frac{1}{2}$ . By the same argument, attacking linear terms in the masked S-Box polynomials would not work for key/state recovery, as attacking linear monomials typically imply faulting an XOR gate input. As an XOR gate only leaks about the faulted input bit, in this case, the attacker will end up recovering a uniformly random masked bit. However, the FTA attack we propose next, works even while masks are unknown and varying randomly in each execution (such as in TI). The only requirement is to repeat an unknown plaintext several times.

# 4.1 Leakage from Masking

Let us recall the unique property of AND gates that they leak about multiple bits, simultaneously. We typically exploit this property for breaching the security of masked implementations. To illustrate how the leakage happens, we start with a simple example. Consider the circuit depicted in Fig. 4, which corresponds to the first-order masked AND gate. The corresponding ANF equations are given as  $q_0 = x_0 y_0 + r_{0,1}$  and  $q_1 = x_1 y_1 + (r_{0,1} + x_0 y_1 + x_1 y_0)$ . Here  $(q_0, q_1)$  represents the output shares and  $(x_0, x_1)$ ,  $(y_0, y_1)$  represent the input shares. We assume that actual unmasked input to the gate (denoted as x and y) remains fixed. However, all the shares vary randomly due to the property of masking. Consequently, all the inputs to the constituent gates of the masked circuit also vary randomly. Without loss of generality, let us now consider that a stuck-at-1 fault is induced at the input share  $x_0$  during the computation of both the output shares. Now, from the ANF expression it can be observed that  $x_0$  is AND-ed with  $y_0$  and  $y_1$ in two separate shares (i.e.  $x_0y_0$  in  $q_0$  and  $x_0y_1$  in  $q_1$ ). So, faulting  $x_0$  would leak information about both  $y_0$  and  $y_1$ . From the properties of the AND gate, the stuck-at-1 fault will propagate to the output only if  $x_0 = 0$  and  $y_i = 1$ with  $i \in \{0,1\}$ . However, it should also be noted that if faults from both of the gates propagate simultaneously, then they (the faults) will cancel each other. The actual output of the masked AND circuit (i.e.  $q_0 + q_1$ ) will be faulty only if one of the constituent AND gates propagate the fault effect. More specifically, the effective fault propagation requires either  $(y_0 = 0, y_1 = 1)$  or  $(y_0 = 1, y_1 = 0)$ .




Fig. 4. Fault propagation through masked AND gate.

In summary, the fault will propagate if and only if the actual unshared bit y  $(y = y_0 + y_1)$  equals to 1 and  $x_0 = 0$ . There will be no fault propagation if y = 0. The fact is illustrated in the truth table at Table 5.

The above-mentioned observation establishes the fact that a properly placed fault can leak the actual unshared input bits from a masked implementation. This observation is sufficient for bypassing masking countermeasures as we shall show subsequently in this paper. However, to strongly establish our claim, we go through several examples before describing a complete attack algorithm.

# 4.2 Leakage from TI AND Gates

The second example of our involves a TI implemented AND gate. We specifically focus on a four-share realization of a first-order masked AND gate proposed in [6]. The ANF representation of the implementation is given as:

$$q_{0} = (x_{2} + x_{3})(y_{1} + y_{2}) + y_{1} + y_{2} + y_{3} + x_{1} + x_{2} + x_{3}$$

$$q_{1} = (x_{0} + x_{2})(y_{0} + y_{3}) + y_{0} + y_{2} + y_{3} + x_{0} + x_{2} + x_{3}$$

$$q_{2} = (x_{1} + x_{3})(y_{0} + y_{3}) + y_{1} + x_{1}$$

$$q_{3} = (x_{0} + x_{1})(y_{1} + y_{2}) + y_{0} + x_{0}$$

$$(2)$$


Here  $(x_0, x_1, x_2, x_3)$ ,  $(y_0, y_1, y_2, y_3)$  and  $(q_0, q_1, q_2, q_3)$  represent the 4-shared inputs and output, respectively. Let us consider a fault injection at the input share  $x_3$  which sets it to 0. An in-depth investigation of the ANF equations reveals that  $x_3$  is multiplied with  $y_1 + y_2$  and  $y_0 + y_3$ . The leakage due to this fault will reach the output only when  $y_0 + y_1 + y_2 + y_3 = y = 1$ . One may notice that  $x_3$  also exists as linear monomial in the ANF expressions. However, the effect of this linear monomial gets canceled out in the computation of the actual output bit. Hence the fault effect of this linear term does not hamper the desired fault propagation. In essence, the TI AND gate is not secured against the proposed attack model.

TI AND gates are often utilized as constituents for Masked S-Boxes. One prominent example of this is a compact 4-bit S-Box from [23]. The circuit diagram of the S-Box is depicted in Fig. 5 with 4-shared TI gates. We specifically

**Table 5.** Output status for faulted masked AND gate for different input values. The variables x and y are used for representing the unshared variables (i.e.  $x_0 + x_1 = x$  and  $y_0 + y_1 = y$ ). C and F denote correct and faulty outputs.

_			_		
$x_0$	$\boldsymbol{x}$	$y_0$	y	$r_{0,1}$	C/F
0	0	0	0	0	С
0	0	0	1	0	F
0	1	0	0	0	С
0	1	0	1	0	F
0	0	1	1	0	F
0	0	1	0	0	С
0	1	1	1	0	F
0	1	1	0	0	С
1	1	0	0	0	$\mathbf{C}$
1	1	0	1	0	$\mathbf{C}$
1	0	0	0	0	$\mathbf{C}$
1	0	0	1	0	$\mathbf{C}$
1	1	1	1	0	$\mathbf{C}$
1	1	1	0	0	$\mathbf{C}$
1	0	1	1	0	$\mathbf{C}$
1	0	1	0	0	$\mathbf{C}$

target the highlighted AND gate in the structure, which is TI implemented. If we inject the same fault as we did for the TI AND gate example, the fault effect propagates to the output with the same probability as of the TI AND. This is because there is no non-linear gate in the output propagation path of this fault. As a result, we can conclude that even this S-Box leaks. It is worth mentioning that the choice of the target AND gate is totally arbitrary and, in principle, any of the TI AND gates depicted in the circuit can be targeted. One may also target the OR gate based on the same principle. However, the non-controlling input of OR being 1, the leakage will happen for the input value 0 instead of value 1.



**Fig. 5.** Fault propagation through an S-Box having TI gates. Note that each constituent AND gate is 4-shared, and thus each wire and register are of 4-bit.

One important practical question is how many of such desired fault locations may exist for a masked implementation. It turns out there are plenty of such locations even for the simple TI AND gate implementation. It is apparent that any of the input shares from  $(x_0, x_1, x_2, x_3)$  or  $(y_0, y_1, y_2, y_3)$  can be faulted for causing leakage. In fact, changing the target input share will enable recovery of both x and y separately. Another point here is that whether there will always exist such favorable situations where faulting a share will lead to the leakage of an unmasked bit. We argue that it will always be the case because the output of any masking scheme must always satisfy the property of correctness. Putting it in a different way, the output of the masked AND gate must always result in  $q = xy = (x_0 + x_1 + x_2 + x_3)(y_0 + y_1 + y_2 + y_3)$ . Although shares are never supposed to be combined during the masked computation, ensuring correctness always requires that the monomials  $x_3y_0$   $x_3y_1$ ,  $x_3y_2$  and  $x_3y_3$  are computed at some share during the masked computation (considering  $x_3$  to be the fault location). Hence, irrespective of the masking scheme used, we are supposed to get fault locations which are exploitable for our purpose (i.e., leaks  $(y_0 + y_1 + y_2 + y_3) = y$ ). Finding out such locations becomes even easier with our template-based setup where extensive profiling of the implementation is feasible for known key values.

So far we have discussed regarding the feasibility of leakage for masked AND gates, and S-Boxes constructed with masked gates. The obvious next step is to verify our claim for explicitly shared S-Boxes which we elaborate in the next subsection. As it will be shown, attacks are still possible for such S-Boxes.

# 4.3 Leakage from Shared S-Boxes

There are numerous examples of TI S-Boxes in the literature. For the sake of illustration, we choose the  $4 \times 4$  S-Box from the GIFT block cipher [24]. For our purpose, we select the three-share TI implementation of this S-Box proposed in [25]. One should note that the GIFT S-Box is originally cubic. In order to realize a three-shared TI, the original S-Box function  $S: GF(2)^4 \to GF(2)^4$  is broken into two bijective sub-functions  $F: GF(2)^4 \to GF(2)^4$  and  $G: GF(2)^4 \to GF(2)^4$ , such that S(X) = F(G(X)). Both F and G are quadratic functions for which three-share TI is feasible. In [25], it was found that for the most optimized implementation in terms of Gate Equivalence (GE), F and G should be constructed as follows:

$$G(x_3, x_2, x_1, x_0) = (g_3, g_2, g_1, g_0) \qquad F(x_3, x_2, x_1, x_0) = (f_3, f_2, f_1, f_0)$$

$$g_3 = x_0 + x_1 + x_1 x_2 \qquad f_3 = x_1 x_0 + x_3$$

$$g_2 = 1 + x_2 \qquad (3) \qquad f_2 = 1 + x_1 + x_2 + x_3 + x_3 x_0 \qquad (4)$$

$$g_1 = x_1 + x_2 x_0 \qquad f_1 = x_0 + x_1$$

$$g_0 = x_0 + x_1 + x_1 x_0 + x_2 + x_3 \qquad f_0 = 1 + x_0$$

Here  $x_0$  is denotes the LSB and  $x_3$  is the MSB. Both G and F are shared into three functions each denoted as  $G_1$ ,  $G_2$ ,  $G_3$  and  $F_1$ ,  $F_2$ ,  $F_3$ , respectively. Details of these shared functions can be found in [25]. For our current purpose,

**Table 6.** Output status for faulted masked AND gate for different input values with bit-flip fault. The variables x and y are used for representing the unshared variables (i.e.  $x_0 + x_1 = x$  and  $y_0 + y_1 = y$ ).

_	_				
$x_0$	$\boldsymbol{x}$	$y_0$	y	$r_{0,1}$	C/F
0	0	0	0	0	$\mathbf{C}$
0	0	0	1	0	F
0	1	0	0	0	С
0	1	0	1	0	F
0	0	1	1	0	F
0	0	1	0	0	С
0	1	1	1	0	F
0	1	1	0	0	С
1	1	0	0	0	$\mathbf{C}$
1	1	0	1	0	F
1	0	0	0	0	С
1	0	0	1	0	F
1	1	1	1	0	F
1	1	1	0	0	С
1	0	1	1	0	F
1	0	1	0	0	С

we only focus on the shares corresponding to the bit  $g_0$  of G. The ANF equations corresponding to this bit are given as follows:

$$g_{10} = x_0^3 + x_1^3 + x_2^3 + x_3^3 + x_0^2 x_1^2 + x_0^2 x_1^3 + x_0^3 x_1^2$$

$$g_{20} = x_0^1 + x_1^1 + x_2^1 + x_3^1 + x_0^1 x_1^3 + x_0^3 x_1^1 + x_0^3 x_1^3$$

$$g_{30} = x_0^2 + x_1^2 + x_2^2 + x_3^2 + x_0^1 x_1^1 + x_0^1 x_1^2 + x_0^2 x_1^1$$
(5)

Here  $x_i = x_i^3 + x_i^2 + x_i^1$  for  $i \in \{0, 1, 2, 3\}$ , and  $g_0 = g_{10} + g_{20} + g_{30}$ .

We now search for suitable fault locations for our purpose. One such feasible location is  $x_0^2$ . One should observe that the leakage due to this fault injection actually depends upon  $(x_1^1 + x_1^2 + x_1^3 + 1) = x_1 + 1$ . Hence the fault propagation will take place in this case while  $x_1$  is equal to zero. In a similar fashion, it can be shown that a fault injection at  $x_1^2$  will leak the actual value of  $x_0$ . One interesting observation here is that fault injection at any of the shares of an input bit  $x_i$  is equivalent to the injection at any other share of the same input. This is because all of them cause the leakage of the other unshared input bit associated. This is, in fact, extremely useful from an attacker's point of view as she may select any one of them for leaking information.

# 4.4 Different Fault Models

So far, in this paper, we have mostly utilized stuck-at faults for all our illustrations. The attacks are equivalent for stuck-at-0 and stuck-at-1 fault models.

Interestingly, they are also equally applicable while the fault flips the value of the target bit. To show why it works, we recall the concept of fault activation and propagation described at the beginning of this work. Fault reaches the output of a gate from its input only while these two events are satisfied, simultaneously. Considering AND gates (and other non-linear gates), the fault activation depends on specific values at the target input for stuck-at faults (value 0 for stuck-at 1, and value 1 for stuck-at 0). However, for the bit-flip fault model, the fault is always active. In other words, in the case of stuck-at faults, the fault activation event happens with probability  $\frac{1}{2}$ , whereas, for bit-flip faults, it happens with probability 1. The fault propagation, however, still depends on the occurrence of a non-controlling value at other inputs of the gate. Hence, the main property we exploit for attacking masking schemes (that is, the fault propagation to the output depends on the value of unmasked bits) still holds for bit-flip fault models, and attacks are still feasible. In fact, it is found that the required number of injections become roughly half for bit-flip faults compared to stuck-at faults. In other words, in a noise-free scenario, one injection per fault location can recover the target unshared bit for bit-flip faults. To support our claim, we present the truth table corresponding to the simple first-order masked AND gate once again in Table 6, this time for a bit flip fault at  $x_0$ .

### 4.5 Template Attack on Masked PRESENT: Main Idea

In this subsection, we utilize the concepts developed in the previous subsections for attacking a complete block cipher implementation. A three-share TI implementation of PRESENT, with simple redundancy countermeasure, is considered for our experiments. As for the three-shared TI, we implemented the lightweight scheme proposed in [17]. Considering the fact that PRESENT S-Box is also cubic, it is first represented as a combination of two quadratic bijective mappings F and G. Each of these mappings is then converted to three-shared TI implementations. Generally, registers are used to interface the outputs of G and inputs of F. The implementation of the linear mappings is straightforward. For the sake of completeness, the keys are also masked. As for the fault countermeasure is concerned, we implemented the most common form of redundancy, where the redundancy check happens at the final stage just before outputting the ciphertext. Two separate copies of the masked PRESENT with different mask values are instantiated as two redundant branches of computation. Upon detection of a fault, the output is muted or randomized  $^{11}$ .

The three-shared ANF equations for F and G functions can be found in [17]. For our purpose, it is sufficient to focus only on the shared implementation of F, which is given below. For the sake of illustration, we first present the unshared version of F (Eq. (6)), and then the shares corresponding to it (Eq. (7)). Note that, in Eq. (6)  $x_0$  denote the LSB and  $x_3$  denote the MSB.

Actually, our attacks do not depend on this choice and would equally apply for any detection-type countermeasure.

$$F(x_3, x_2, x_1, x_0) = (f_3, f_2, f_1, f_0)$$

$$f_3 = x_2 + x_1 + x_0 + x_3 x_0; f_2 = x_3 + x_1 x_0; f_1 = x_2 + x_1 + x_3 x_0;$$

$$f_0 = x_1 + x_2 x_0.$$
(6)

$$f_{10} = x_1^2 + x_2^2 x_0^2 + x_2^2 x_0^3 + x_2^3 x_0^2$$

$$f_{11} = x_2^2 + x_1^2 + x_2^2 x_0^2 + x_2^2 x_0^3 + x_3^3 x_0^2$$

$$f_{20} = x_1^3 + x_2^3 x_0^3 + x_2^1 x_0^3 + x_2^3 x_0^1$$

$$f_{21} = x_2^3 + x_1^3 + x_3^3 x_0^3 + x_3^1 x_0^3 + x_3^3 x_0^1$$

$$f_{21} = x_2^3 + x_1^3 + x_3^3 x_0^3 + x_3^3 x_0^3 + x_3^3 x_0^1$$

$$f_{31} = x_2^1 + x_1^1 + x_3^1 x_0^1 + x_3^1 x_0^2 + x_3^2 x_0^1$$

$$f_{31} = x_2^1 + x_1^1 + x_3^1 x_0^1 + x_3^1 x_0^2 + x_3^2 x_0^1$$

$$f_{32} = x_2^2 + x_1^2 + x_2^2 x_0^2 + x_3^2 x_0^2 + x_3^2$$

$$f_{12} = x_3^2 + x_1^2 x_0^2 + x_1^2 x_0^3 + x_1^3 x_0^2 \qquad f_{13} = x_2^2 + x_1^2 + x_0^2 + x_3^2 x_0^2 + x_3^2 x_0^3 + x_3^3 x_0^2$$

$$f_{22} = x_3^3 + x_1^3 x_0^3 + x_1^1 x_0^3 + x_1^3 x_0^1 \qquad f_{23} = x_2^3 + x_1^3 + x_0^3 + x_3^3 x_0^3 + x_3^1 x_0^3 + x_3^3 x_0^4$$

$$f_{32} = x_3^1 + x_1^1 x_0^1 + x_1^1 x_0^2 + x_1^2 x_0^1 \qquad f_{33} = x_2^1 + x_1^1 + x_0^1 + x_3^1 x_0^1 + x_3^1 x_0^2 + x_3^2 x_0^4$$

#### 4.6 Middle Round Attacks

The most interesting question in the current context is how to attack the middle rounds of a cipher without direct access to the plaintexts or ciphertexts. The attacks in the first round with known plaintext will become trivial once the middle round attacks are figured out. Note that, in all of these attacks (even for the known-plaintext case), we assume the plaintext to be fixed, whereas the masks vary randomly. The attacker is only provided with the information whether the outcome is faulty or not, and nothing else. For the case of middle-round attacks, the value of the fixed plaintext is unknown to the adversary.

Template Construction: The very first step of the attack is template-building. The attacker is assumed to have complete knowledge of the implementation and key, and also can figure out suitable locations for fault injection. One critical question here is how many different fault locations will be required for the attack to happen. Let us take a closer look at this issue in the context of the shared PRESENT S-Box. Without loss of generality, let us assume the input share  $x_0^2$  as the fault injection point during the computation of the shares  $(f_{10}, f_{20}, f_{30})$ . It is easy to observe that this fault leaks about the expression  $(x_2^2 + x_2^3 + x_2^1) = x_2$ . In a similar fashion the fault location  $x_0^2$  during the computation of the shares  $(f_{11}, f_{21}, f_{31})$  leaks about  $x_3$ ; the location  $x_0^2$  during the computation of the shares  $(f_{12}, f_{22}, f_{32})$  leaks about  $x_1$ ; and the location  $x_3^2$  during the computation of  $(f_{13}, f_{23}, f_{33})$  leaks about  $x_0$ . Consequently, we obtain the template shown in Table 7 for independent injections at these selected locations.

# Algorithm 5. BUILD\_TEMPLATE\_MASK

```
Input: Masked cipher C, Faults fl_0, fl_1, \dots, fl_h, Number of masked executions per input M
Output: Template T
    \mathcal{T} := \emptyset
    w := GET\_SBOX\_SIZE()
                                                                                    for (0 \le x < 2^w) do
        F_t := \emptyset
        for each fl \in \{fl_0, fl_1, \dots, fl_h\} do
             \mathcal{V} := \emptyset
             for m_{ind} \leq M do
                 m := GEN\_MASK()
                                                                      ▷ Generate fresh mask for each execution
                 y_f := C(x,m)^{fl}
                                                  ▷ Inject fault in one copy of the S-Box for each execution
                 m := GEN\_MASK()
                 y_c := C(x, m)
                 if DETECT_FAULT(y_f, y_c) == 1 then
                                                                                        ▶ Fault detection function
                    \mathcal{V} := \mathcal{V} \cup \{1\}
                     \mathcal{V} := \mathcal{V} \cup \{0\}
                 end if
             end for
             if V \sim \mathcal{D}_1 then
                 F_t := F_t \cup \{1\}
                F_t := F_t \cup \{0\}
             end if
        end for
        \mathcal{T} := \mathcal{T} \cup \{(F_t, x)\}
    end for
    Return 7
```

The template construction algorithm is outlined in Algorithm 5. The aim is to characterize each S-Box input (denoted as x in the Algorithm 5) with respect to the fault locations. The plaintext nibble is kept fixed in this case during each fault injection campaign, while the mask varies randomly. One important observation at this point is that the fault injection campaign has to be repeated several times with different random mask for each valuation of an S-Box input. To understand why this is required, once again, we go back to the concept of fault activation and propagation. Let us consider any of the target fault locations; for example,  $x_0^2$ . The expression which leaks information is  $(x_2^2 + x_2^3 + x_2^1)$ . Now, for the fault to be activated in a stuck-at fault scenario,  $x_0^2$  must take a specific value (0 or 1 depending on the fault). Since all the shared values change randomly at each execution of the cipher, we can expect that the fault activation happens with probability  $\frac{1}{2}$ . Once the fault is activated, the propagation happens depending on the value of the other input of the gate which actually causes the leakage. In order to let the fault activate, the injection campaigns have to run several times, corresponding to a specific fault location for both the template building and online attack stage. Given the activation probability of  $\frac{1}{2}$ , 2 executions (injections) with different valuations at  $x_0^2$ , would be required on average.

As a consequence of performing several executions of the cipher corresponding to one fault location, we are supposed to obtain a set of suggestions for the valuation of the bit to be leaked. For example, for two separate executions we

 $<sup>\</sup>overline{^{12}}$  For bit-flip faults the fault activation will happen with probability 1.

					_					
$fl_0 = x_0^2$	$fl_1 = x_0^2$	$fl_2 = x_0^2$	$fl_3 = x_3^2$			$fl_0 = x_0^2$	$fl_1 = x_0^2$	$fl_2 = x_0^2$	$fl_3 = x_3^2$	
$fl_0 = x_0^2$ $(f_{10},$	$(f_{11},$	$(f_{12},$	$(f_{13},$	State		$(f_{10},$	$(f_{11},$	$(f_{12},$	$(f_{13},$	State
$f_{20}$ ,	$f_{21}$ ,	$f_{22}$ ,	$f_{23}$ ,	State		$f_{20}$ ,	$ f_{21},$	$f_{22}$ ,	$f_{23}$ ,	State
$f_{30})$	$f_{31})$	$f_{32})$	$f_{33})$			$f_{30})$	$f_{31})$	$f_{32})$	$f_{33})$	
				0						8
				1	Ī					9
				2	Ī					a
				3	Ť					b
				4	Ī					с
				5	Ť					d
				6	Ť					е
					+					

**Table 7.** Template for attacking TI PRESENT (middle round). The black cells indicate a faulty outcome and gray cells represent correct outcome.

may get two separate suggestions for the value of  $(x_2^2 + x_2^3 + x_2^1)$ . If the fault at  $x_0^2$  is not activated, the suggestion will always be 0. However, if the fault is activated, the suggestion reflects the actual value of  $x_2$ . There is no way of understanding when the fault at  $x_0^2$  gets activated. So, a suitable technique has to be figured out to discover the actual value of  $x_2$  from the obtained set of values. Fortunately, the solution to this problem is simple. Let us consider the set of observables corresponding to a specific fault location as a random variable  $\mathcal V$  taking values 0 or 1. The value of  $\mathcal V$  is zero if no fault propagates to the output and 1, otherwise. Mathematically,  $\mathcal V$  can be assumed as a Bernoulli distributed random variable. Now, it is easy to observe that if the actual value to be leaked is 0,  $\mathcal V$  will never take a value 1 (that is, the fault never propagates to the output). Therefore, the probability distribution of  $\mathcal V$  for this case can be written as:

$$\mathcal{D}_0: \mathbb{P}[\mathcal{V} = 0] = 1 \text{ and } \mathbb{P}[\mathcal{V} = 1] = 0$$
 (8)

If the value to be leaked is 1, the probability distribution of V becomes<sup>13</sup>:

$$\mathcal{D}_1: \mathbb{P}[\mathcal{V} = 0] = \frac{1}{2} \text{ and } \mathbb{P}[\mathcal{V} = 1] = \frac{1}{2}$$
 (9)

The template construction procedure becomes easy after the identification of these two distributions. More precisely, if  $V \sim \mathcal{D}_0$  the corresponding location in the template takes a value 0. The opposite thing happens for  $V \sim \mathcal{D}_1$ .

<sup>&</sup>lt;sup>13</sup> In the case of bit-flip faults  $\mathcal{D}_1 : \mathbb{P}[\mathcal{V} = 0] = 0$  and  $\mathbb{P}[\mathcal{V} = 1] = 1$ , as the fault always gets activated in this case.

### Algorithm 6. MATCH\_TEMPLATE\_MASK

```
Input: Protected cipher with unknown key C_k, Faults fl_0, fl_1, \dots, fl_h, Template T
Output: Set of candidate correct states x_{cand}
     x_{cand} := \emptyset
                                                                                                     ▷ Set of candidate states
     w := GET\_SBOX\_SIZE()
     F_t := \emptyset
     for each fl \in \{fl_0, fl_1, \dots, fl_h\} do
         \mathcal{V} := \emptyset
         for m_{ind} \leq M do
              \mathcal{O} := (\overline{C}_k(P))^{fl}
                                                                                ▷ Inject fault for each masked execution
              if (\mathcal{O} == 1) then
                                                                                                                ▶ Fault detected
                   \mathcal{V} := \mathcal{V} \cup \{1\}
              else
                   \mathcal{V} := \mathcal{V} \cup \{0\}
              end if
         end for
         if V \sim D_1 then
              F_t := F_t \cup \{1\}
              F_t := F_t \cup \{0\}
         end if
     end for
     x_{cand} := x_{cand} \cup \{\mathcal{T}(F_t)\}
    Return x_{cand}
```

Online Phase: The online phase of the attack algorithm is outlined in Algorithm 6. Fundamentally it is similar to the template construction phase. We keep the plaintext fixed and run the fault campaigns at pre-decided locations. The templates are decided by observing the output distributions of the random variable  $\mathcal{V}$  as described in the previous section. At the end of this step, one round of the cipher is recovered. In order to recover the complete round key, recovery of two consecutive rounds is essential. Recovery of another round is trivial with this approach, and therefore, a round key can be recovered uniquely.

Number of Faults: In the case of PRESENT, we use 4 fault locations, and each of them requires several fault injections with the mask changing randomly. The number of injections required for each of these locations depends upon the number of samples required to estimate the distribution of the variable  $\mathcal{V}$  accurately. In an ideal case, two fault injections on average should reveal the actual leakage for stuck-at faults. Experimentally, we found that 4–5 injections on average are required to reveal the actual distribution of  $\mathcal{V}^{14}$ . The increased number is caused by the fact that an entire mask of 128-bit is generated randomly in our implementation and the activation of an injected fault happens with a slightly different probability than expected. Assuming, 5 injections required per fault location, the total number of fault requirements for a nibble becomes roughly 20. Therefore, around  $32 \times 20 = 640$  faults are required to extract the entire round key of the PRESENT cipher (For bit-flip faults the count is 128 in a noise-free case.)<sup>15</sup>. Note that, in practical experiments, these numbers may rise

<sup>&</sup>lt;sup>14</sup> For bit-flip faults, the number of injections per location is 1.

<sup>&</sup>lt;sup>15</sup> Given the fact, that PRESENT uses an 80-bit master key, and 64-bit round keys, the remaining keyspace after one round key extraction would be of size 2<sup>16</sup>, which is trivial to search exhaustively.

given the fact that some of the injections may be unsuccessful or the fault may hit wrong locations. In the next subsection, we show that the FTA is robust against such random noise in fault injection.

# 4.7 Handling Noisy Fault Injections

Noise in fault injection is a practical phenomenon. The primary sources of noise are the injection instruments and certain algorithmic features. The manifestation could be either a missed injection or injection at an undesired location. However, in both cases, the observable distribution may directly get affected. In this subsection, we investigate how noise in fault injection affects the attacks proposed in this work. For simplicity, here, we shall mainly consider the scenario where noise is random and uncorrelated with the actual information. A different noise scenario (where the noise is algorithmic and correlated with the signal), in the context of infective countermeasures, has been discussed in the supplementary material of the extended version.

The main reason behind the noise affecting the observable is that wherever a fault happens, it propagates to the output. As a result, the fault patterns for template matching cannot be constructed properly during the online phase. However, given the fact that a similar device is available for profiling in the offline phase, the noise distribution can be characterized quite efficiently, which eventually makes the attacks successful. As described in Sect. 4.6, for a specific fault location inside the S-Box the observable is a Bernoulli distributed random variable ( $\mathcal{V}$ ). The random variable corresponding to the noisy version of this distribution is denoted as  $\mathcal{V}$ . In order to make the attacks happen, we need to decide actual fault patterns by compensating the effect of noise. As already shown in Eq. (8), and (9), the noise-free distributions  $\mathcal{D}_0$  and  $\mathcal{D}_1$  only depend upon the leaked values. The main task there was to decide whether the noise-free random variable for the observable  $\mathcal{V}$  is distributed according to  $\mathcal{D}_0$  or  $\mathcal{D}_1$ .

Let us now characterize the noisy distribution. For convenience, let us define another random variable  $\mathcal{V}_n$  denoting the distribution of the noise. The noisy random variable  $\mathcal{V}^{'}$  is then distributed as either of  $\mathcal{D}_{0}^{'}$  or  $\mathcal{D}_{1}^{'}$  defined as follows:

$$\mathcal{D}_{0}^{'}: P[\mathcal{V}^{'}=1] = p_{sig} \times P[\mathcal{V}=1|x=0] + (1-p_{sig}) \times P[\mathcal{V}_{n}=1]$$

$$P[\mathcal{V}^{'}=0] = 1 - P[\mathcal{V}^{'}=1]$$
(10)

and

$$\mathcal{D}_{1}^{'}:P[\mathcal{V}^{'}=1] = p_{sig} \times P[\mathcal{V}=1|x=1] + (1-p_{sig}) \times P[\mathcal{V}_{n}=1]$$

$$P[\mathcal{V}^{'}=0] = 1 - P[\mathcal{V}^{'}=1]$$
(11)

Here  $p_{sig}$  represents the signal probability, which can be characterized during the template building phase along with  $\mathcal{V}_n$ . The random variable x denotes the leaking intermediate (one component of the fault pattern). The decision making procedure for fault pattern recovery now can be stated as:

Decide the outcome (one component of the target fault pattern) to be 0 (no fault propagation) if  $\mathcal{V}' \sim \mathcal{D}'_0$ , and to be 1, otherwise.

Let us now try to see how the fault patterns can be recovered from the noisy distributions. The expected value  $\mu_{\mathcal{V}_n}$  of  $\mathcal{V}_n$  (which is nothing but  $P[\mathcal{V}_n=1]$ ) is normally distributed by Central Limit Theorem. This makes the mean of  $\mathcal{D}'_0$  (denoted as  $\mathcal{D}_{\mu_0}$ ) and  $\mathcal{D}'_1$  ( $\mathcal{D}_{\mu_1}$ ) normally distributed as well. In order to make the abovementioned decision process work with high confidence, both the means should be accurately estimated, and their distributions should overlap as less as possible. We now state our detection procedure for the fault patterns. Corresponding to each fault location, we perform the fault injection campaign for several different mask values and gather a sufficient number of observations for the noisy observable random variable  $\mathcal{V}'$ . The mean of  $\mathcal{V}'$  is next estimated as  $\mu_{\mathcal{V}'}$ . In the next step, we estimate the probability of  $\mu_{\mathcal{V}'}$  belonging to any of the two distributions  $\mathcal{D}_{\mu_0}$  or  $\mathcal{D}_{\mu_1}$ . More precisely, we calculate the following:

$$P[\mathcal{D}_{\mu_0} \mid \mu_{\mathcal{V}'}] \text{ and } P[\mathcal{D}_{\mu_1} \mid \mu_{\mathcal{V}'}]$$
 (12)

The outcome (one component of the target fault pattern) is assumed to take the value for which the probability is the highest.

In order to consider random noise distribution, here we set  $P[\mathcal{V}_n = 1] = P[\mathcal{V}_n = 0] = 0.5$  (ref. Eq. (10) and (11)) without loss of generality. However, the proposed method also works for other noise distributions. Both signal probability  $p_{sig}$  and the noise distribution are considered to be known from the initial profiling and template building phase. In the online phase, the mean of the collected observables are calculated (per fault location), and its probability for belonging to any of  $\mathcal{D}_{\mu_0}$  or  $\mathcal{D}_{\mu_1}$  is calculated. The higher among these two probabilities give us the correct answer corresponding to that fault location. Once the entire fault pattern is recovered, the intermediate state can be found. It is observed that by increasing the number of injections per location at the online stage, it is possible to recover the desired states accurately even for very low signal values. Figure 6 presents the variation of fault injection count (per location) with the noise probability  $(1 - p_{sig})$ . Evidently, low signal probability requires a higher number of injections.




Fig. 6. Variation in number of injections with respect to noise probability. 100 independent experiments (with different key-plaintext pairs) have been performed for each probability value, and the median is plotted.

# 5 Practical Validation

The applicability of the proposed FTA attacks has been validated for both hardware and software implementations. Our first validation experiment performs the FTA attack on a hardware implementation of PRESENT having first-order TI [17] (and temporal redundancy-based fault detection) with Electromagnetic (EM) pulse-based fault injection. We found that EM-induced faults are precise enough to perform the FTA. Moreover, the EM injection does not require chip de-packaging and explicit access to the clock/voltage lines. Our target platform is an FPGA implementation of the protected PRESENT. We assume that the adversary has complete access to one of the FPGA implementations on which she can construct the fault templates. The target also belongs to the same FPGA family, and the configuration bit file of the design is the same one. The FTA attack we perform in this case is the one described in Sect. 4.6. In order to realize the desired faults, we target the internal registers situated at the inputs of the F function of the shared PRESENT S-Box.

The hardware experiment in this context is detailed in the supplementary material of the extended version. The faults injected in this experiment were bit faults targeted to precise locations within a register. One of the key observations is that different bit locations within a register can be targeted by varying the fault injection parameters (especially the location of the EM probe over the target chip). Moreover, the generated faults are repeatable in the sense that they can induce the same fault effect arbitrary number of times at a given location with the injection parameters kept fixed. Indeed there are some noise during injection. However, the noise effect can be undone by increasing the number of observations at a specific location. During the profiling phase the noisy injections were detected assuming the knowledge of the key and masks, and the probability of the noise is estimated as the fraction of noisy injections among the total samples collected at a specific fault location. Perhaps the most crucial property of the fault injections is their reproducability. By reproducability, we mean that the faults can be regenerated on another device from the same family with the same injection parameters found during the template-building phase. This property has been validated practically in our experiments on FPGA platforms. Finally, we were able to perform complete key recovery from the hardware platform with 3150-3300 faults for different plaintext-key pairs.

The second example of ours performs simulated fault injection for a publicly available masked implementation of AES from [26], which uses Trichina Gates [27]. One should note that profiling of the target implementation to detect desired fault locations is an important factor in FTA attacks. This particular example demonstrates how to perform such profiling for a relatively less understood public implementation. The target implementation of ours is targeted for 32-bit Cortex M4 platform with Thumb-2 instruction set. Since the original implementation, in this case, lacks fault countermeasure, we added simple temporal redundancy, that is the cipher is executed multiple times, and the ciphertexts are matched before output. In all of our experiments, the observable

is a string of 0,1 bits with its corresponding interpretations. Further details on this validation experiment can be found in the extended version of this paper.

## 6 Conclusion

Modern cryptographic devices incorporate special algorithmic tricks to throttle both SCA and FA. In this paper, we propose a new class of attacks which can efficiently bypass most of the state-of-the-art countermeasures against SCA and FA even if they are incorporated together. The attacks, abbreviated as FTA, are template-based and exploit the characteristics of basic gates under the influence of faults for information leakage. Although the fault model is similar to the SIFA attacks, the exploitation mechanism is entirely different from SIFA. Most importantly, FTA enables attacks on middle rounds of a protected cipher implementation, which is beyond the capability of SIFA or any other existing FA technique proposed so far. Middle round attacks without explicit knowledge of plaintexts and ciphertexts may render many well-known block cipher-based cryptographic protocols vulnerable. Practical validation of the attacks has been shown for an SCA-FA protected hardware implementation of PRESENT and a publicly available protected software implementation of AES. A comprehensive discussion on the impact of FTA over certain other classes of FA countermeasures is presented in the extended version of this paper.

Several future directions can be pointed out at this point to enhance FTA attacks. One feature of the current version of the attack is that it prefers bit faults. Although repeatable and reproducable bit faults are found to be practical, one potential future work could be to investigate if this requirement can be relaxed further. Another interesting exercise is to analyze the recently proposed SIFA [28] countermeasures. An FTA adversary, enhanced with the power of side channel analysis should be able to exploit some basic features of such countermeasures (such as correction operation) for potential information leakage. One future application would be to make these attacks work for secured public key implementations. Another potential future work is to figure out a suitable countermeasure against FTA attacks.

Acknowledgements. Debdeep Mukhopadhyay would like to acknowledge Synopsys Inc, USA (for partial support through the grant entitled "Formal Methods for Physical Security Verification of Cryptographic Designs Against Fault Attacks"), Defence Research and Development Organisation (DRDO), India (for partial support through the grant entitled, "Secure Resource-constrained Communication Framework for Tactical Networks using Physically Unclonable Functions"), and Department of Science and Technology (DST), Government of India (for partial support through the Swarnajayanti Fellowship grant).

# References

 Chari, S., Rao, J.R., Rohatgi, P.: Template attacks. In: Kaliski, B.S., Koç, K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 13–28. Springer, Heidelberg (2003). https://doi.org/10.1007/3-540-36400-5\_3

- Boneh, D., DeMillo, R.A., Lipton, R.J.: On the importance of checking cryptographic protocols for faults. In: Fumy, W. (ed.) EUROCRYPT 1997. LNCS, vol. 1233, pp. 37–51. Springer, Heidelberg (1997). https://doi.org/10.1007/3-540-69053-0\_4
- Biham, E., Shamir, A.: Differential fault analysis of secret key cryptosystems.
   In: Kaliski, B.S. (ed.) CRYPTO 1997. LNCS, vol. 1294, pp. 513–525. Springer, Heidelberg (1997). https://doi.org/10.1007/BFb0052259
- Ishai, Y., Sahai, A., Wagner, D.: Private circuits: securing hardware against probing attacks. In: Boneh, D. (ed.) CRYPTO 2003. LNCS, vol. 2729, pp. 463–481. Springer, Heidelberg (2003). https://doi.org/10.1007/978-3-540-45146-4\_27
- Reparaz, O., Bilgin, B., Nikova, S., Gierlichs, B., Verbauwhede, I.: Consolidating masking schemes. In: Gennaro, R., Robshaw, M. (eds.) CRYPTO 2015, Part I. LNCS, vol. 9215, pp. 764–783. Springer, Heidelberg (2015). https://doi.org/10. 1007/978-3-662-47989-6\_37
- Nikova, S., Rechberger, C., Rijmen, V.: Threshold implementations against sidechannel attacks and glitches. In: Ning, P., Qing, S., Li, N. (eds.) ICICS 2006. LNCS, vol. 4307, pp. 529–545. Springer, Heidelberg (2006). https://doi.org/10. 1007/11935308\_38
- Gross, H., Mangard, S., Korak, T.: An efficient side-channel protected AES implementation with arbitrary protection order. In: Handschuh, H. (ed.) CT-RSA 2017.
   LNCS, vol. 10159, pp. 95–112. Springer, Cham (2017). https://doi.org/10.1007/978-3-319-52153-4\_6
- Guo, X., Mukhopadhyay, D., Jin, C., Karri, R.: Security analysis of concurrent error detection against differential fault analysis. J. Cryptogr. Eng. 5(3), 153–169 (2014). https://doi.org/10.1007/s13389-014-0092-8
- 9. Kulikowski, K., Karpovsky, M., Taubin, A.: Robust codes for fault attack resistant cryptographic hardware. In: FDTC, pp. 1–12 (2005)
- Tupsamudre, H., Bisht, S., Mukhopadhyay, D.: Destroying fault invariant with randomization. In: Batina, L., Robshaw, M. (eds.) CHES 2014. LNCS, vol. 8731, pp. 93–111. Springer, Heidelberg (2014). https://doi.org/10.1007/978-3-662-44709-3\_6
- Schneider, T., Moradi, A., Güneysu, T.: ParTI towards combined hardware countermeasures against side-channel and fault-injection attacks. In: Robshaw, M., Katz, J. (eds.) CRYPTO 2016, Part II. LNCS, vol. 9815, pp. 302–332. Springer, Heidelberg (2016). https://doi.org/10.1007/978-3-662-53008-5\_11
- Dobraunig, C., Eichlseder, M., Korak, T., Mangard, S., Mendel, F., Primas, R.: SIFA: exploiting ineffective fault inductions on symmetric cryptography. In: TCHES, pp. 547–572 (2018)
- Dobraunig, C., Eichlseder, M., Gross, H., Mangard, S., Mendel, F., Primas, R.: Statistical ineffective fault attacks on masked AES with fault countermeasures. In: Peyrin, T., Galbraith, S. (eds.) ASIACRYPT 2018, Part II. LNCS, vol. 11273, pp. 315–342. Springer, Cham (2018). https://doi.org/10.1007/978-3-030-03329-3\_11
- Zhang, F., et al.: Persistent fault analysis on block ciphers. In: TCHES, pp. 150–172 (2018)
- 15. Pan, J., Zhang, F., Ren, K., Bhasin, S.: One fault is all it needs: breaking higher-order masking with persistent fault analysis. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1–6. IEEE (2019)
- 16. Niemi, V., Nyberg, K.: UMTS Security. Wiley, Hoboken (2006)
- Poschmann, A., Moradi, A., Khoo, K., Lim, C.W., Wang, H., Ling, S.: Side-channel resistant crypto for less than 2,300 GE. J. Cryptol. 24(2), 322–345 (2011). https://doi.org/10.1007/s00145-010-9086-6

- 18. Korkikian, R., Pelissier, S., Naccache, D.: Blind fault attack against SPN ciphers. In: FDTC, pp. 94–103. IEEE (2014)
- 19. Yen, S.M., Joye, M.: Checking before output may not be enough against fault-based cryptanalysis. IEEE Trans. Comput. **49**(9), 967–970 (2000)
- Li, Y., Sakiyama, K., Gomisawa, S., Fukunaga, T., Takahashi, J., Ohta, K.: Fault sensitivity analysis. In: Mangard, S., Standaert, F.-X. (eds.) CHES 2010. LNCS, vol. 6225, pp. 320–334. Springer, Heidelberg (2010). https://doi.org/10.1007/978-3-642-15031-9\_22
- Bogdanov, A., Knudsen, L.R., Leander, G., Paar, C., Poschmann, A., Robshaw, M.J.B., Seurin, Y., Vikkelsoe, C.: PRESENT: an ultra-lightweight block cipher. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol. 4727, pp. 450–466. Springer, Heidelberg (2007). https://doi.org/10.1007/978-3-540-74735-2\_31
- 22. ISO/IEC 29192–2:2012: information technology-security techniques-lightweight cryptography-part 2: block ciphers. https://www.iso.org/standard/56552.html
- 23. Ullrich, M., De Canniere, C., Indesteege, S., Küçük, Ö., Mouha, N., Preneel, B.: Finding optimal bitsliced implementations of 4× 4-bit S-boxes. In: SKEW 2011 Symmetric Key Encryption Workshop, Copenhagen, Denmark, pp. 16–17 (2011)
- Banik, S., Pandey, S.K., Peyrin, T., Sasaki, Y., Sim, S.M., Todo, Y.: GIFT: a small present. In: Fischer, W., Homma, N. (eds.) CHES 2017. LNCS, vol. 10529, pp. 321–345. Springer, Cham (2017). https://doi.org/10.1007/978-3-319-66787-4\_16
- Jati, A., Gupta, N., Chattopadhyay, A., Sanadhya, S.K., Chang, D.: Threshold implementations of GIFT: a trade-off analysis. IEEE Trans. Inf. Forensics Secur. 15, 2110–2120 (2020)
- 26. Masked-AES-implementation. https://github.com/Secure-Embedded-Systems/Masked-AES-Implementation
- Trichina, E.: Combinational logic design for AES subbyte transformation on masked data. IACR Cryptology ePrint Archive 2003/236 (2003)
- Saha, S., Jap, D., Basu Roy, D., Chakraborty, A., Bhasin, S., Mukhopadhyay, D.: A framework to counter statistical ineffective fault analysis of block ciphers using domain transformation and error correction. IEEE Trans. Inf. Forensics Secur. 15, 1905–1919 (2020)