Chapter 8
Formal Verification of Routing Protocols
for Wireless Ad Hoc Networks

Daniel Câmara, Antonio A.F. Loureiro, and Fethi Filali

Abstract  Routing is one of the most basic and important tasks in a collaborative computer network. Having a correct, robust, and efficient routing protocol is fundamental to any wireless network. However, a difficult problem is how to guarantee these desirable qualities. Neither simulations nor testbed implementations can ensure the quality required for these protocols. As an alternative to these methods, some researchers have successfully investigated the use of formal verification as a mean to guarantee the quality of routing protocols. Formal verification is a technique that assures a system has, or has not, a given property, based on a formal specification of the system under evaluation. This technique has proved to be a valuable tool, even contradicting some authors’ claims and informal proofs. This chapter presents the main tools, proposals, and techniques available to perform formal verification of routing algorithms for wireless ad hoc networks.

8.1 Introduction

This chapter discusses the importance of applying formal verification in the development of routing algorithms for wireless ad hoc networks. It also presents a concise description of some of the most important proposals on this field.

We start by answering the following two questions: “What is a formal verification technique and why should it be applied to routing protocols for wireless ad hoc networks?” In short, the term formal method refers to mathematical-based techniques used in specification, development, and verification of software and hardware systems. The use of formal methods intends to increase the rigor on the design and development of systems, leading to more reliable products.
Looking at this definition, and mainly keeping in mind the mathematics involved in the process, some people tend to believe that the use of formal methods, and mainly formal verification, is hard and worthy only for safety-critical systems. However, the fact is that formal methods may help the development of any system and the mathematics involved is quite easy and straightforward [1]. Formal methods, especially formal verification, can help the protocol designers to decrease the development time [1], find design errors and validate the proposed solutions. Thus the use of such methods tends to improve the final quality of the verified pieces of software. Following this line, this chapter focuses on formal verification as a tool to increase the quality of routing algorithms for wireless networks. Formal verification is the mathematical proof that the formal specified system, and hopefully the developed system, has, or has not, a given property. Such verification can be done manually or automatically.

Normally, designers perform a manual verification of a system when they want to understand better the system they are developing. Such proofs aim human readability and, sometimes, lack the required precision and formalism. Usually, manual proofs are done in high level and, not rarely, in natural language. Unfortunately, the ambiguity, inherent to the natural language, may lead to subtle errors that can be neglected. Another point to observe is that the continuous improvement in computing capacity has increased the complexity of hardware and software systems. Given such scenario, it is virtually impossible for humans to manually check all aspects of the system.

Automatic verification, on the other hand, presents a more accurate method to check the correctness of a system. The use of verification tools also requires a simpler, and more common, mathematical background than the one required to perform a manual verification. This makes this technique accessible to a wider audience and applicable to a broader range of cases.

Next section discusses the main formal verification techniques and their main variants and problems. After that Section 8.3 presents some of the main available tools to perform formal verification of computer systems. Section 8.4 presents and exemplifies a simple and interesting way to perform formal verification. Then Section 8.5 presents a concise view of some of the most important works on the field. Sections 8.6 and 8.7 present some thoughts about future research on the field and final comments about the chapter.

### 8.2 Background

Formal verification is the process of verifying, through a series of formal proofs, if a system has or has not a given property. The US Department of Defense DOD 5200.28-STD standard [2], the orange book, states that “a formal proof is a complete and convincing mathematical argument, presenting the full
logical justification for each proof step, for the truth of a theorem, or set of theorems, composed as a series of inference steps. This process is machine checkable and each step follows the results of one or more previous steps”.

It is important to notice that formal verification is not a substitute for testing or simulation. These three quality assurance techniques are much more complementary rather than competitive approaches. They should be used together to improve the system reliability once each one has a different approach and objective. Test is a way to think how the system works, trying to find situations where it may fail. Simulation offers the possibility to run a large battery of tests under identical circumstances where some parameters can be varied and the effect studied [3]. Formal verification is used to prove the correctness of the system, according to some properties. However, even the most enthusiastic supporters of formal methods recognize that other approaches are sometimes better [4].

Notice also that neither formal verification nor testing can guarantee that the system is perfect [1]. As Edsger W. Dijkstra said once about testing, “Program testing can best show the presence of errors but never their absence”. In the same way, formal verification can prove that a system presents, or not, a characteristic we can think of. However, this does not guarantee, by no means, the system is perfect. Even further, the truth is that formal systems are also fallible. The fallibility is the most fundamental limitation of formal verification methods, and it arises from two facts: first, some properties can never be proved and, second, we can make mistakes in the proofs of those aspects we want to prove [1].

8.2.1 Formal Verification Techniques

There are basically three kinds of automated formal verification techniques, namely model checking, theorem proving and equivalence checking. Model checking is a method to verify if a formally modeled system satisfies a given property [5]. Theorem proving technique uses mathematical methods, such as axioms and rules, to prove the correctness of a system [8]. Equivalence checking formally checks if two models, at different abstraction levels, are equivalent [8]. This section will discuss these techniques, but it is worth to remember that even though they propose automated solutions, neither approach works without some degree of human assistance. For example, theorem proving sometimes requires advice of which properties worth to verify. Model checkers, on the other hand, can quickly get stuck when checking millions of useless states and human guidance can be handy.

- **Model checking**: Model checking verifies, using an algorithm, if a given model is in accordance with the specification. The model is normally programmed in a special purpose language and it is based on the system specification. Given the complexity of the current systems, the models
often represent a simplified version of the target systems. Some tools express the properties to be verified using temporal logic formulae. Temporal logic allows the programmer to express system properties and verify them against the model. Figure 8.1 presents the model checking approach. The tool receives as input the system model and the desired/undesired property to be checked. The output is the answer whether the system holds or not the requested property. In the last case, it is common to provide a counter-example showing why the property is not satisfied. In model checking, all the valid inputs and possibilities are verified to guarantee the correctness of the system. To accomplish this task, a model checking tool uses a combinatorial amount of states to represent the system. In another words, the number of states required to represent a system increases exponentially with its size, leading to a problem known as state explosion, discussed later in Section 8.2.2. See [34] for a good explanation about model checking and its roots.

The success of the model checking verification depends on the user’s expertise. Building a good model is a tradeoff between representing the important points of the system and decreasing the size of the model to avoid the state space problem. In this process, the model designer must be really careful to not remove the fundamental system characteristics and, at the same time, reduce the system complexity so the model is feasible to be verified.

- **Theorem proving**: Theorem proving involves verifying the truth of mathematical theorems postulated about the design. Theorem proving is like any traditional proof; it starts with axioms and using rules of inference the designer tries to prove the truth of a conclusion. The specification of the system is done in first-order or higher-order logic. From this precise formulation of the system, the designer can infer relations to prove its correctness. Often the theorem proving tool requires some guidance from the user, and the proof itself can be almost obtained by an interactive process. This technique requires highly trained and experienced people able to guide the tool through the right path.
Equivalence checking: Equivalence checking is the process of verifying whether two implementations of the same system, in different abstract levels, are identical. Equivalence checking is very popular in the industry, and it is commonly used in the development of digital integrated circuits to formally prove that two representations of a circuit present exactly the same behavior. In this case, typically, the gate-level implementation is compared with its representation at a higher level, Register Transfer Level (RTL). However, in general, equivalence checking can work well for two structurally similar designs.

Notice that equivalence checking does not verify if the design is error-free. In addition, when a difference between two design implementations is found, the error diagnosis capability of an equivalence checking tool is, often, limited and so it is difficult to determine the exact cause of the difference.

8.2.2 The State Explosion Problem and Remedies

Reachability analysis has been proved to be one of the most effective techniques to formally verify a broad range of systems. It consists of the analysis of which states the system can reach in the next steps, giving the current state. Although it is a powerful technique, it has its application severely restricted due to the “state explosion problem” [9]. This term refers to the situation in which the state space storage grows exponentially with the size of the model. The state space explosion problem occurs because of the large number of possible interleaving between processes in a reactive concurrent system. In this case the verification may fail, not because the model is wrong but simply because there is not enough memory to verify the target system [3]. A number of proposals have been made to minimize this problem, and, thus, enable its application to the verification of real systems. In the following, we list some of the main techniques, according to the description provided by Clarke et al. [5]:

- Symbolic representation: This technique refers to the use of compact data structures to represent the state space [10], i.e., encoding the transition relations of a Kripke structure as a Binary Decision Diagram (BDD). In this case it is possible to save storage space by exploiting the often inherent regularity of a hardware or software system. Other example of symbolic representation is the Constraint system representation of continuous parameters such as clock ranges, i.e., UPPAAL [11]. In this case it would not even be possible to store explicitly all time points, regardless the available amount of memory [3].

- Partial order reduction: It is based on the principle [12] that if two, or more, processes do not exchange information during their lifetime, it does not matter if they run in parallel or in any sequential order. This makes the verification easier since these processes can be verified isolated from each other. Partial order reduction is about to analyze the processes execution and
exploit the commutativity of concurrently executed transitions, which result in the same state when executed in different orders. Notice that the verification property must also be taken into account since it might introduce additional data dependencies between processes. Partial order reduction has been successfully applied to a series of tools, such as SPIN [13].

- **Compositional reasoning:** In short, it is the decomposition of the system into components, which are verified apart from the other components [15]. Composing over these parts, global properties can then be inferred. Even if mutual dependencies between components exist, the components can be verified separately, assuming that the other components work as expected.

- **Abstraction:** Abstraction is a way to decrease the complexity of system models [16]. Normally, when modeling a system, one may use abstractions in many ways. For example, instead of verifying the behavior of the system for all possible floating inputs, different classes of values can be modeled and used. When modeling network protocols, normally, other stack layers and protocols are abstracted from the problem to decrease the complexity of the model. Automatic abstraction methods are also available and can help in the formal verification of a broad range of systems.

- **Symmetry:** Many systems are symmetric in their design and implementation. Sometimes this symmetry can be seen as a form of redundancy [17]. Symmetry reduction [18] is a technique that combines states, which are similar, into equivalence classes. From these a new reduced model is built, choosing one representative of each equivalence class. Hopefully, the new model will be smaller than the original one, preserving the state transition graph. Using this technique it is possible to reach a substantial, often exponential, savings in terms of states.

### 8.3 Tools

The automatic verification of protocols is intrinsically linked to the software tools. This section briefly presents some of the most used formal verification tools available. All these are general tools and can be applied to a number of different applications to verify a broad range of systems.

- **HOL – Higher-Order Logic:** HOL [19] is a powerful and widely used interactive theorem proving tool. It is used to construct formal specifications and proofs in higher-order logic. HOL is used in a broad range of areas and problems, being successful in both industry and academia. HOL is a complete programming environment in which theorems can be proved and proof tools implemented. An important characteristic of this tool is its high degree of programmability based on the ML meta-language. To help the developers HOL has some built-in decision procedures and theorem proofs. An oracle mechanism also gives access to external programs such as SAT and BDD engines. Obradovic et al. [20, 21] used HOL to verify the AODV protocol.
SPIN – SPIN is an efficient verification system for modeling distributed software systems. It provides a powerful and concise notation for expressing general correctness requirements [22]. SPIN accepts the design specifications written in the verification language PROMELA (Process Meta Language) [23], and the specification or correctness properties are expressed in linear temporal logic (LTL). The description of a concurrent system in PROMELA consists of one or more user-defined process templates and at least one process instantiation. The templates define the behavior of different types of processes. Any running process can instantiate further asynchronous processes, using the process templates [22]. SPIN translates each process template into a finite automaton.

Instead of doing the verification directly on the PROMELA code, to improve its performance, SPIN generates C code from the model. This saves memory, improves performance, and allows the insertion of C code directly into the model. SPIN was used in a number of proposals [24, 25, 21, 26] to verify different routing protocols for wireless ad hoc networks, such as AODV, WARP, LAR, DREAM, LUNAR.

CPN – Colored Petri Nets: Petri nets [27] is a tool that allows the creation of mathematical representations of discrete distributed systems in an intuitive and graphical way. The systems are modeled as graphs consisting of place nodes, transition nodes, and directed arcs connected by transitions. In Petri nets, modules interact using a set of well-defined interfaces. The graphical representation makes it easier to see the basic structure of a complex model.

An important characteristic of Petri nets it is that they can handle more than one data stream at each time. This provides great expressiveness, especially when modeling distributed and parallel systems. There are two main variants of Petri nets, the standard one and Colored Petri Net (CPN) [28]. Unlike standard Petri nets where tokens are indistinguishable, in a Coloured Petri Net, every token has a value. This make easier for the designer to express different events and actions. Colored Petri Nets have also a formal, mathematical representation with a well-defined syntax and semantics. Petri nets have been used to prove the correctness of AODV [29], DSDV [30], and ERDP [31].

UPPAAL: UPPAAL [11] is a tool suited for modeling, simulating, and verifying a broad range of systems, but mainly real-time systems. To do so it uses a collection of non-deterministic processes with finite control structure and real-valued clocks, communicating through channels and/or shared variables.

UPPAAL has three main parts: a description language, a simulator, and a model checker. The description language is non-deterministic and serves to describe the system behavior using a network of timed automata. The simulator is used for interactive and automate analysis of the model, and for the verification of the correctness of the programmed model examining specific executions of the model. The model checker can also be used in an interactive way to find failures in the modeled system. However, its full power is shown
when it automatically covers the exhaustive dynamic behavior of the modeled system. UPPAL automatically generates a diagnostic trace that explains why a property is, or is not, satisfied by a system description.

8.4 Thoughts for Practitioners

The use of formal verification techniques does not need to be difficult or extremely complex. Even simple approaches can lead to good and useful results. This section presents and exemplifies a simple, yet powerful, way to formally verify routing protocols for wireless networks. The technique initially presented in [32] and improved in [25] was used to find errors in DREAM [6] LAR [7] and OLSR [35]. In a nutshell, the technique is basically a list of procedures to be followed when verifying protocol. The method encourages the utilization of standard formal verification techniques, some of them presented in Section 8.2.2, and serves as a guide for newbies. Algorithm 8.1 presents the basic steps of the methodology described in [25].

The method is quite general and its steps may be useful to verify different protocols for wireless networks. In contrast to the work presented in [33], this specific method focuses on the qualitative aspects of the protocols rather than on quantitative ones [25]. It is indicated to those who are interested in identifying specification problems such as routing loops, packet delivery failures, unexpected reception of messages, and other “pathological” cases not treated in the protocol specifications. For those interested in quantitative aspects, such as max/min number of messages, the particular behavior of a given topology or timing aspects, other methods such as [20, 33], discussed later in this chapter, are more appropriated.

As general advices, when implementing this technique, we can highlight two points: first, build a simpler model and improve over it. Second, make sure to model all possible relations of the system under consideration. Starting with a simple verifiable code makes the work easier and with faster results. This also helps in filtering false positive results. Whenever a property is verified, the presented result must be analyzed in order to determine whether it is a failure in the algorithm or in the model. Unfortunately, up to now, this task cannot be done automatically and following traces of complex models can be very hard.

Regarding the second advice, when using a model checker tool, one of the main concerns is to be careful enough to model all relations that can happen in the real world. Model checkers normally work performing a search through all possible states, trying to find a condition that satisfies, or denies the requested property. For these tools it does not really matter if the verified property occurs in 99% of the cases or just in one single case. When the property does not hold, the tool finds this case and, often, presents the scenario where it occurs. After that, it is up to the system designer to analyze the scenario and figure out if the presented counterexample is a real problem or if it is a failure in the model.
8.4.1 Case Study

This section presents the methodology applied to OLSR protocol [35], using SPIN model checker. Notice, however, that any model checker which allows the modeling of non-deterministic channels can be used. The examples presented here are in PROMELA, the SPIN language. Another important observation is that even though OLSR has newer and more precise descriptions [14, 36], in order to meet our didactical objectives, given its simplicity, we use the original version [35].

8.4.1.1 Understanding the Protocol

The Optimized Link State Routing Protocol (OLSR) [35] is a proactive protocol. In order to disseminate routing information, a node sends both hello
messages to its neighbors and topology control (TC) messages to a set of selected nodes that in turn rebroadcast them to other MPR (multipoint relay) nodes. The broadcasted information includes the node address and a list of distance information of nodes’ neighbors. With this information each node builds its routing table, using a shortest path algorithm. In this way, the node can create a route to every other node in the network. If a node receives a duplicated packet, it discards it rather than retransmitting it. However, the key concept of OLSR is the multipoint relay (MPR) nodes. OLSR relies on MPR nodes to retransmit information in an organized and smart way. The MPR nodes are chosen among the one-hop neighbors in such a way that they are the minimum set that covers all the two-hop neighbors.

8.4.1.2 OLSR State Machine

To better understand how the protocol works, it is often useful to rewrite it in an algorithmic form or translate it to a state machine. Just doing this sometimes one can find errors or flaws in the protocol description. Some of the most important errors found in AODV by Obradovic et al. [20] were exactly specification errors. These specification problems occur, in some extent, often because the protocol designers are much more concerned about the main protocol ideas and are somehow more careless describing the details and smaller, but important, design decisions. Figure 8.2 shows a simplified diagram for the OLSR intermediate node, suitable for an early verification model. In the

![Fig. 8.2 Simplified OLSR intermediate node diagram](image-url)
8.4.1.3 Messages and Kinds of Nodes

OLSR defines three different kinds of messages: hello, topology control (TC), and data message. Each one has its own purpose and semantics for each different node. Table 8.1 presents these messages and their meaning for each kind of node.

8.4.1.4 Dividing into Internal and External Behaviors

The main part of the verification is done by the internal model behavior. This is expected once if we model the behavior of each node in respect to each different message, it is exactly how the distributed protocol should behave in the network. However, sometimes some behaviors can only be captured globally and, in this case, the external view is quite useful. For the OLSR, this is clear when we observe the creation of the tree of MPRs and the transmission of messages through it.

For the OLSR protocol, the modeling of the external behavior was worthy because it showed that the source node may receive the same TC packet it has generated. This may occur because the source node may be the MPR, or may be in the vicinity of an MPR of the node that is retransmitting its TC message. We cannot characterize this as an error, but at least for us this is somehow surprising, once the whole structure is intended to decrease the number of messages sent and it is always represented as a tree without loops.

8.4.1.5 Modeling the Channel

One of the key aspects of the methodology is doubtlessly the channel modeling. Modeling the channel in a non-deterministic way makes the results more general, and indeed it is what makes possible for the intermediate node to act as a cloud of nodes. This simple observation greatly decreases the complexity of the

<table>
<thead>
<tr>
<th>Table 8.1 OLSR messages and their semantics for each node</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Node</strong></td>
</tr>
<tr>
<td>Origin</td>
</tr>
<tr>
<td>Intermediate</td>
</tr>
<tr>
<td>Destination</td>
</tr>
</tbody>
</table>
models and allows their verification independently of any specific topology. The channel could be modeled in PROMELA as follows:

```promela
mtype = {RouteRequest, RouteReply, DataPacket}; /* type, origID, destID, TTL, inf timestamp */
chan medium = [nnodes] of {mtype, byte, byte, bool, bool, bool};
```

However, the most important aspect of the channel is the way the nodes receive messages from it. The choice must be random and any node should be able to receive the message at any time. The protocol behavior will be in charge of handling the messages according to its specification.

Another important channel’s characteristic is that it should be able to hold more than one message. OLSR is heavily based on a controlled flooding, but flooding nevertheless. If all relations are modeled, putting at least two messages in the channel, it enables the verification of all possible node states, even concurrency.

### 8.4.1.6 Creating the Model

To model a new protocol, it is better starting with the simplest model as possible; Algorithm 8.2 shows a first version of the OLSR model. After that the model complexity can be increased slowly until the desired level. Building the model in this way has several advantages. First, it helps a designer to better understand the protocol. Second, if one finds an error in the protocol, it is easier to isolate the problem and find a solution for it. Third, building the model in this way makes it easier to debug and finding out errors on it. However, the most important advantage is to have results sooner. Starting the process by building a complex model is probably a much more difficult task and, sometimes, people simply give up in the middle of the work. It is better to have results sooner and being able to stop at some comfortable point than to have a complex model, which most surely will even drive the model to the state explosion problem and, worse, without any result.

The model should be as simple as possible, while this does not compromise the protocol verification. For example, the condition of the OLSR timer to send a hello message can be modeled as a Boolean variable, i.e., either it is time to send the hello message or not. In this case there is no need for modeling a real timer. This trigger could be programmed in PROMELA as:

```promela
bool sendHello;
if :
  :: skip -> sendHello = true
  :: skip -> sendHello = false
fi;
```
Every variable, as much as possible, should be initialized with a random value. This increases the number of verified cases and makes the verification more independent and broader. Once a variable is initialized randomly, all cases related to that variable will be verified automatically. Of course, in the hello message example above, we are assuming that the message-sending procedure represents an independent event. It is neither triggered nor affected by other events. The drawback of this approach is that the model may become so broad that even cases that can never occur in the real world may be present in the model, and, thus, leading to false positives that need to be analyzed and discarded. Although this is probably better than missing a real-world case in the model.

8.4.1.7 Verifying the Model

In SPIN a verification is done based on the propositions represented in linear time temporal logic (LTL). To make the verification easier, each protocol scenario, specially the ones that can lead to errors, should be identified with a different variable, normally a Boolean one. Building the model in this way enables the creation of simpler and straightforward LTL formulae. To verify a proposition becomes just a matter of verifying the state of a variable. For example, the LTL formula to verify if the protocol fails to deliver a message could be:

$$[
eg \text{failDeliveryMessage} \&\& \text{PathExists}]$$
8.4.1.8 Case Study Results

Using the technique and incrementing slowly the complexity of the model presented in Algorithm 8.2, one can find a series of errors in the OLSR protocol, some presented here. It is important to highlight again that neither formal verification nor testing can guarantee that the system is perfect [1]. Indeed, we do not intend, by no means, to claim that the errors presented here are the only ones present in the protocol specification. However, what we do claim is that, for sure, at least these ones exist.

As proposed in [37], the algorithm to recalculate the routing table first cleans the entire routing table prior rebuilding it. It is not clear in the original work how this procedure is done; actually, this can be seen as an incompleteness of the protocol description. However, if a data packet arrives at this time, OLSR may raise an error because there will be no route available and the packet may even be discarded.

Other problem that occurs in OLSR is that when a message arrives in a node, just after the link is marked as unidirectional instead of bidirectional, the control messages may be discarded. With this, possibly, not all two-hop neighbors will receive such message. The problem here is authors argue that the MPR nodes are enough to guarantee that all two-hop neighbors will receive the control messages, once they represent the minimum set to cover all two-hop away nodes. This statement may not hold if, for any reason, a node stops to act as MPR. In this case, part of the network may be uncovered until another node takes its place.

Authors also argue that OLSR is resilient to a message loss. However, the protocol removes old entries from its tables if they are not refreshed in a defined amount of time. If the update message is lost, even if the route is still valid and able to deliver messages, the entry may be removed.

The last two OLSR problems presented here are the following. It has no explicit control for counter overflow. Thus, whenever a counter overflow occurs, the older information is kept on the routing tables instead of newer ones. This situation holds at least until the information entries are discarded by aging. This apparently is not an important problem, although it can lead to another more serious problem that is a routing loop, at least for a short amount of time. The loop case may befall if a conjunction of overflow and message lost situations occurs leading to inconsistent routing tables among nodes.

8.5 Proposals for Routing Verification

This section will present some important proposals on formal verification for routing in wireless networks, giving special attention to their strong and weak points. Figure 8.3 presents a schematic representation of the relations between the techniques presented, protocols verified, main concerns and tools used by the proposals.
Fig. 8.3 Relations among the formal verification proposals, protocols, and main issues
In [20] and [21], Obradovic et al. show how to use the theorem prover HOL and the model checker SPIN to prove the key properties of distance-vector routing protocols. The technique is powerful and one of the most cited in the literature. The main disadvantage of this strategy is its intense user interaction [38]. HOL, as semi-automatic theorem proving tool, needs the user to guide it. Another problem is the complexity in defining the theorems and lemmas to perform the real proof.

In [3], Wibling et al. use the model checking technique to verify the Lightweight Underlay Network Ad-hoc Routing (LUNAR) Protocol. They use SPIN to verify the data and control aspects of the LUNAR protocol and the UPPAAL tool to verify the protocol timing properties. A possible drawback is that the authors only verify LUNAR, which was designed by the same group. Furthermore, the work is based on some strong assumptions: only bidirectional links are allowed; messages must be delivered in order; and each node in the network can only receive and handle one message at a time. Such assumptions, in some cases, may even prevent the whole protocol verification, if it is based on any of these points.

Chiyangwa and Kwiatkowska [33] focus their work on the timing aspects of AODV using UPPAAL. They build a timed-automata model and evaluate the effects of the standard protocol parameters on the timing behavior of AODV. In that work, they evaluate a linear topology in which the source is node 0 and the destination is node $n-1$. All other nodes involved are sequentially placed between the source and the destination. The work focuses on this peculiar topology because it intends to evaluate timing aspects of the routing discovery problem and to find the maximum possible network diameter. The work reaches its purpose, but it only verifies the timing aspects of the protocol and does not consider qualitative aspects, such as loops and other routing problems.

In [38] Yuan et al. illustrate the dynamic operations of a MANET using CPN. They show a simple way to model the dynamic topology changes of ad hoc networks with CPN. The great strength of the proposal is the simplicity and elegance of the model. However, because of the simplifications in the modeling process, the work does not really handle the process of sending messages. Thus, for example, there is no difference between full and incremental routing table updates. This simplification may hide important errors that are not verifiable. The technique also does not allow two different nodes to receive and process, simultaneously, broadcast messages. In this case errors caused by concurrent sending/receiving messages cannot be detected.

Renesse and Aghvami [4] present a technique to use SPIN to formally verify routing algorithms for ad hoc networks. In their work, Renesse and Aghvami argue that the supertrace mode of SPIN is more suitable for large models. The supertrace mode of a SPIN validation can be performed in much smaller amount of memory, and still present reasonable coverage. They present simple examples in PROMELA of how to implement timers, mobility, and other needful procedures. They apply their technique to the Wireless Adaptive
Routing Protocol (WARP) using a five-node network. No strong justification or proof is given for using this number of nodes.

Building models to use a model checker tool is a hard and error-prone task. When verifying an abstraction, rather than the code itself, it is easy to miss possible implementation errors. Observing this, Musuvathi et al. [39] suggest a new way to perform formal verification. They propose a new model checker, CMC (C Model Checker), which checks C and C++ code implementations directly, eliminating the need for a model to abstract the system behavior. Performing the verification on the real code, one neither misses the errors that would be omitted from a model nor wastes time evaluating bugs that appear in the model but not in the real implementation. CMC is an interesting and promising tool, but it misses the point of evaluating profound design errors in protocols. Even the authors arguing in contrary [39], it becomes harder to verify if the protocol specification has design errors considering a real C/C++ implementation. For example, Obradovic et al. [20] found a number of flaws in AODV specification exactly because they were not bounded by a real implementation. Specifically for routing protocols, another point completely missed by this technique is the interaction among nodes. In another words, how to verify the protocol’s dynamic behavior.

Zakiuddin et al. [40] propose a methodology to verify ad hoc networks protocols through model checking. Their approach is limited to a small number of nodes, typically about five. The authors argue that this is enough to characterize undesirable behaviors. They also argue that given the characteristics of the data and the tool they use, CSP and FDR, the results are applicable for an unbound number of nodes. Although the authors claim about the specification of a methodology, the proposed technique heavily relies on specific characteristics of the used tool. Another point to notice is that the application of the methodology depends on the proficiency of the designer with the tool. Once the procedure to apply the methodology is not fully specified, easily two people applying the same technique would arrive at different implementations and possibly results.

Xiong et al. [29] propose a timed model for AODV protocol, based on the idea of topology approximation mechanism. This mechanism describes the aggregate behavior of nodes where their long-term average behaviors are of interest. With this technique the nodes and their relationships are modeled as a graph where nodes become the vertices and the links become the edges of the graph. With this, the vertex degree shows the number of neighbors of the node. This structure is then translated into CPN. To perform the verification this work uses five nodes, but, again, there is no explanation about why to use such number. The verification also is, partially, bounded by the computational power available to the user, i.e., if there are more resources, it is possible to add more nodes. This is, by no means, not a good characteristic of any technique. The protocol verification should be independent of any particular scenario.
Ács et al. [41] propose a framework model to verify security of on demand routing algorithms. Basically the authors propose the creation of two distinct models, a real world and an ideal world model. The real-world model should describe the real operation of the system, and an ideal-world model should capture what the system wants to achieve in terms of security. Then, in order to prove the security of the system, the outputs of these two models must be indistinguishable [41]. The ideal world is secured by construction. It is what one wants to achieve, so no attack can be successful on it. On the other hand, the attacks can be successful at the other model, once no precautions are made in the sense of avoiding such attacks. The proposal has some drawbacks, but the main one is that it is still theoretical, and no automated proof is presented.

Das and Dill [42] propose a way to discover quantified predicates automatically from the model. They use this technique to prove the absence of loops in a simplified version of AODV. The initial predicate set is formulated in a manual step where conditions on next-node pointers, hop counters, and existence of routes are constructed. The method successfully discovers all required predicates for the version of AODV considered [24]. Unfortunately, for the general case, the problem of finding predicates to an unbounded system is intractable. However, the authors claim that the presented technique, Predicate Abstraction, is an efficient way of reducing infinite state systems into more tractable finite state systems.

As a manual verification, we can refer to the work of Ogier [43], which proves the correctness of the Topology Dissemination Based on Reverse-Path Forwarding (TBRPF) routing protocol. Since TBRPF consists of two modules, the routing module and the neighbor discovery module, the work presents the correctness proof for both modules separately. Even though this kind of proof is not easy, its results and procedures stands for TBRPF and only for it. Another point to observe is that when verifying a protocol, all cases must be considered and doing so manually it can be even harder for other protocols.

### 8.6 Directions for Future Research

The formal verification technique applied to routing algorithms for wireless networks is a quite unexplored field yet, and therefore there are lots of opportunities for new research. Indeed, the field is in need of more specific techniques and tools.

Until this moment, at the best of our knowledge, no attempt was made trying to apply equivalence checking techniques in the verification of routing for wireless networks. Equivalence checking is a powerful technique and may be extremely helpful in the development and mainly in the evolution of wireless routing algorithms.
Every new routing algorithm is a target for the techniques already developed. The verification of newer algorithms often reveals crucial failures that, if corrected earlier, can lead to more stable and trustable algorithms.

In terms of individual proposals, the work of Musuvathi et al. [39] has a huge merit in the sense it presents a different and, in some terms, more practical approach. Verifying directly the algorithm code, instead models, may be an interesting and promising path to follow in the verification field. Advances in this kind of verification technique would have a wide applicability.

The work of Chiyangwa and Kwiatkowska [33] has also a remarkable value in the way it limits the verification scope and targets very specific limit problems. Such kind of approach may be interesting and applicable for other problems and situations. A good and valuable work, apart from expanding the existing one and applying it to other algorithms, could define a list of general situations and limits where one can use this kind of technique.

A good path for research on this field could be the mixing of different existent tools and approaches. For example, Obradovic et al. [20, 21], uses both: SPIN and HOL in their work. A good advice, for any field, is always try to use the right tools to solve the problems. If the problems have different characteristics, the use of different tools and techniques should be considered.

Routing is a key aspect for the network and, mainly for wireless networks, security is a key aspect, and the work of Ács et al. [41] points this need. The verification of security aspects of routing protocols for wireless networks is also a promising research field.

8.7 Conclusions

Formal verification is a promising technique to validate algorithms for wireless networks. Different from which someone can think the application of formal verification techniques in the development of new routing algorithms can be easy and presents an expressive increase in the quality of the protocol. The techniques presented here are a good start point for people who want to follow the research on this field, or at least apply formal verification on their own algorithms.

Terminologies and Keywords

*Formal verification:* The mathematical proof that a formal specified system has, or has not, a given property.

*Model checking:* Technique to verify if a defined property stands against a formal specified model.

*Model:* An abstraction of the target system, normally defined in a special purpose language.

*Theorem proving:* A formal verification technique that employs axioms, theorems, and rules of inference to prove the truth of a conclusion.
**Equivalence checking:** The process of verifying whether two implementations of the same system are identical or not.

**Reachability:** The analysis of which states the system can reach in the next steps, giving the current state.

**State explosion:** One of the main problems in the formal verification field. Reachability analysis creates an exponential number of states. The term *State Explosion* refers to the situation in which the state space storage grows exponentially with the size of the model.

**Colored Petri Nets (CPN):** Graphical language for specification and verification of computational systems.

**Symbolic representation:** The use of encoded structures to represent complex concepts trying, in this way, to decrease the need of computational resources.

**Ambiguity:** Situation where a definition may have more than one meaning.

**Routing:** The process of deciding which is the best node sequence to send a message through the network.

### Questions

1. What are the main purposes of using formal verification to validate algorithms for wireless networks?
2. Explain, with your own words and based on other references, the most fundamental limitation of the formal verification technique.
3. Why problems such as hidden and exposing nodes are the problems for routing algorithms?
4. Explain the differences among HOL, SPIN, and CPN tools.
5. When using model checking to formally verify protocols, which are the main points one should have in mind?
6. Search for new proposals on this field and insert them in the diagram of Fig. 8.3.
7. Create a simple new routing algorithm and try to prove it is correct using SPIN.
8. Find a routing algorithm for sensor or ad hoc network and, without any specific technique, try to spot three weak points of it.
9. Get the same protocol and use the technique described in [25] and exemplified here, and try to formally verify the protocol using SPIN.
10. Verify the protocol using HOL and CPN.

### References