ABSTRACT

We present an applicative language, SIGNAL, designed to program real-time systems. The language is based on a synchronous notion of time. We assume the execution of operations to have a zero logical time duration; then, the sequence of communication events determines entirely a temporal reference. The ordering of the runnable operations is limited only by the dependencies between the calculi: this is the point of view of data flow languages. SIGNAL is a data flow language (where the potential parallelism is implicit), which permits a structural description of interconnected processes. SIGNAL handles possibly infinite sequences of values (called signals) characterized by an implicit clock which specifies the relative instants (with respect to other signals) at which these values are available. Specific operators, such as delay, undersampling, deterministic merge, are designed to express temporal relations between different signals: in this way, a SIGNAL program expresses both functional and temporal relationships between all the involved signals. The language is semantically sound, and its declarative style allows to derive, by a simple projection on the commutative field \( \mathbb{Z}/3\mathbb{Z} \), a complete static calculus of the timing of any SIGNAL process, called its clock calculus. Hence, the language SIGNAL is also a formal system to reason about timing and concurrency. The clock calculus is completed together with the dependency analysis of a given program. This leads to a conditional dependence graph in which the edges may be labelled by the involved clocks. From this graph, we generate code for a sequential machine, but it appears to be the suitable level to study the implementation on a multiprocessor architecture.
1 Introduction

Real-time programming has almost been traditionally monopolized by imperative asynchronous languages such as ADA [1], LTR [2], OCCAM [3], etc. These languages involve high level concepts — for example, the rendez-vous mechanism, well studied in the CSP formalism [4] — to deal with parallelism and communication, and they generally possess some specific primitives — for example, a delay statement — to handle the time. Unfortunately, the problem is that these languages are known to be essentially nondeterministic, that is, one is in fact completely unable to specify the effective duration of any statement and, by the way, to know exactly the time at which a given process executes a given action. Due to the asynchronous character of the high level communication features, it is impossible to fully abstract implementation considerations.

However, for some years, a new programming methodology has emerged, specially devoted to real-time systems. The main idea supporting this new style is to properly delimit the inherent asynchronous points in a given application and to program the whole remaining part of the application — which is in fact the heart of the problem in a high level point of view — in a purely synchronous way. Several programming languages, known as synchronous languages, have been designed for this purpose. The two pioneering languages are the imperative language ESTEREL [5] and the applicative data flow oriented language SIGNAL [6,7]. Here we present and justify the declarative style of SIGNAL which permits a programming very close to the specification (either mathematical or graphical) of a problem and leads to an elegant synchronization formal calculus. LUSTRE [8] is an other synchronous language, coming from Lucid [9]. A more precise classification of these languages is suggested in [10].

Now, what are the basic principles of synchronous systems? For us, the essential characteristic of a real-time system is that one can always bound the response times of the system [11]. As a consequence of this definition, it must be possible to statically (i.e., independent of any input value) bound the number of operations between two external events on one hand, and the memory size necessary to the execution on the other hand. Under these conditions, let us project the time along two dimensions: the first one, that we name logical time dimension, will permit to have a first formal timing calculus; the second one is the physical time dimension. Then we can assume the following hypothesis: the execution of any operation has a zero logical time duration. Consequently, a temporal reference is entirely determined by the sequence of all communication events (and not only by the input events as this is the case in ESTEREL or LUSTRE: we shall see that one can define in SIGNAL output data which are "more frequent" than input ones). Consider, as a simple example, a real-time system which has two input ports: one, named x, carries successive values $x_1$, $x_2$, etc. and other, an interrupt port, named s. Then, according to
the synchronous point of view, the specification of an history [12] of the system has the following form:

\[ x_1, (x_2, s_2), x_3, s_4, ... \]

where both the values and their global ordering are specified. The integer index \( t = 1, 2, 3, 4, ... \) defining successive "instants" is then considered as the proper notion of time for the synchronous system. Moreover, contrary to classical real-time languages which include only one notion of universal absolute time (this is clearly not sufficient when we consider a time unit as being just a repetitive event), we have a multiform notion of relative time. For a given task, the time is just the global ordering of all the data of the task. This is a local timing preserving the modularity of a system since the cooperation between several sub-tasks defines a new temporal reference for the global system. Note that the essentially nondeterministic character of the asynchronous communications with external world is concentrated in the mechanism which decides the global ordering and is not propagated inside the body of the synchronous system. Reactive systems [13], which have been defined to describe complex systems interacting with their environment are privileged candidates for synchronous programming.

As a consequence of the logical instantaneity of actions, as soon as its data are available, a given operation is instantaneously performed. The availability of these data, and so the ordering of the runnable actions in a task, is determined by the dependencies between the data and operations in the task. This is exactly the point of view of data flow languages in which the potential parallelism is just limited by the data dependencies. Although usual data flow languages are asynchronous, it is easy to see that data flow concepts are totally compatible with the synchronous principles [14]. In data flow languages, the potential concurrency is expressed through the use of a functional programming style.

SIGNAL is a synchronous data flow oriented language. Its new notion of time allows to implement SIGNAL programs without any overhead, even on classical architectures.

The rest of this paper is organized as follows: in the second section, we define the operators dealing with time in SIGNAL; in the third section, we present the notion of modularity in the language and detail some examples; then the fourth section gives the basis of the formal synchronization calculus and briefly introduces a few implementation considerations.

2 The time

The basic objects of the language are named signals. A signal \( v \) is characterized by the ordered sequence \( (v_t) \) of its (typed) values, and by its clock. The clock specifies the relative instants at which the values of the signal are available (contrary to variables in classical languages, these
values are not persistent: they are available only at these logical instants). These instants are not absolute ones: clocks are just the good way to express temporal relationships between different signals. In the SIGNAL language, these temporal relations are in fact a byproduct of the operators which are used to handle signals and thus the clock of a given signal can be implicit.

2.1 Elementary processes

A SIGNAL process describes both functional and temporal relationships between signals. For example, the signal \( v \) given by

\[
\forall t \quad v_t = zv_t + 1
\]  

(2-1)

is obtained in SIGNAL by the equation

\[
v := zv + 1
\]  

(2-2)

(where the \( t \) index has been dropped). This elementary process defines the (output) signal \( v \) from the (input) signal \( zv \) (fig. 1). Like the other classical operators, the addition is considered as an instantaneous function. So, \( v \) and \( zv \) are available at the same instants, and, at each one of these instants, the equation (2-1) is valid. More generally, all the signals implied in an expression containing only instantaneous functions must have the same clock (they are also said to be synchronous). Constant values, such as \( 1 \), are available at any clock: here, \( 1 \) is available at the clock of both \( v \) and \( zv \).

![Figure 1.](image)

2.2 The delay

Now if we want to give access not to the current value of a signal, but to its past value, we write

\[
\forall t \quad zv_t = v_{t-1}
\]

This is immediately translated into SIGNAL using the delay operator: the process

\[
zv := v \, \$1
\]  

(2-3)
defines the output signal $zv$ which is "one-step delayed" over the input signal $v$ (fig. 2). An initial value

$$zv_0 = v0$$

(where $v0$ denotes a constant) is specified by the declaration

$$zv \ init \ v0.$$  

Here again, $zv$ and $v$ have the same clock: they are available at the same instants, but at each one of these instants, $zv$ possesses the value taken by $v$ at the previous one.

![Figure 2](image)

2.3 Composition of processes

Given several processes such as (2-2) and (2-3), we can compose them together, thus defining a new process:

$$\begin{align*}
&\{ v := zv \ + \ 1 \mid zv := v \ \$1 \} \ .
\end{align*}$$

This is a general method when we have equations defining synchronous signals. For example, by introducing the right delays, the equation

$$v_t = v_{t-1} + 1$$

is transformed into the following system of equations

$$\begin{cases}
v_t = zv_t + 1, \\
zv_t = v_{t-1}
\end{cases}$$

which is immediately translated into the SIGNAL process (2-4), using the composition of processes. Obviously we can compose in the same way not just elementary processes but also processes already defined by a system of equations.

The composition identifies signals having the same names in different processes, thus connecting
corresponding output and input ports (or signals). We do not detail here the formal definition of the composition, but note that these connections are established only from the outputs of any process to the inputs having the same name in the other processes: in a given process, an input and an output port possessing the same name are not connected by the composition (they still denote distinct signals). The process (2-4) has two output signals \( v \) and \( zv \), but has no input (fig. 3): to avoid connecting one input port with several output ports (which would imply some nondeterministic merge), any connected input port becomes invisible for the outside. Moreover, a process cannot have several output ports with the same name, and the composition is defined if and only if there are no outputs with the same names in the composed processes – i.e. there are not several definitions for one signal. The composition is then associative and commutative (the order of the equations has no importance).

If \( zv \) is initialized with 0, the process (2-4) clearly defines a counter of its own clock instants. Its successive values (at the output \( v \)) are 1, 2, 3, 4, 5, etc., but this process does not determine any clock for the signal \( v \): this clock is defined by the context where the process is used.

### 2.4 The undersampling

Now, suppose that we want to count the occurrences of a given event, for example, the true occurrences of a boolean signal \( c \). Then, if we define the signal \( a \) carrying only these true occurrences, \( a \) will be extracted from \( c \) and obviously less frequent than \( c \). For this we have in SIGNAL the undersampling operator: the process

\[
a := b \text{ when } c
\]

(where \( c \) is a boolean signal) delivers the input signal \( b \) at the output \( a \) when both \( b \) and \( c \) are available and when \( c \) is true. The input signals \( b \) and \( c \) may have different clocks; in an obvious order relation on clocks, we can just say that the clock of \( a \) is smaller than both clock of \( b \) and
clock of \( c \). We shall see later the right formalism to reason about clocks.

Note that the SIGNAL process

\[
c := \text{event } x
\]

delivers always \( \text{true} \) boolean signal \( c \) which is available exactly when the signal \( x \) is available: it may be considered as the proper clock of the signal \( x \). By this way, the process

\[
a := b \text{ when event } x
\]

delivers \( b \) at the output \( a \) when both \( b \) and \( x \) inputs are available.

Let us come back to our previous problem: the signal \( a \) carrying only the \( \text{true} \) occurrences of a boolean signal \( c \) is specified by the process

\[
a := \text{true when } c .
\]  

(2–5)

2.5 Explicit synchronization

In order to count the occurrences of the signal \( a \) specified in the process (2–5), it is sufficient to deliver the signal \( v \) defined in the process (2–4) at the proper clock of \( a \): this is realized through the use of an explicit synchronization. Given the input signals \( a \) and \( v \), the process

\[
synchro a, v
\]

(which has no outputs) asserts that \( a \) and \( v \) must have the same clock.

Thus, the signal \( v \) counting the \( \text{true} \) occurrences of a boolean signal \( c \) is defined by the process

\[
(\{ a := \text{true when } c \ |
\quad synchro a, v |
\quad v := zv + 1 |
\quad zv := v \$1 | \}) .
\]

2.6 The merge

Now, let us try to define a counter modulo \( n \) (where \( n \) is any integer value): it will be necessary to realize a (deterministic) merge of two signals (typically, one of them will be a reset signal and the other one an accumulator). This is made possible in SIGNAL through the use of the \textit{merge} operator. The process

\[
v := a \text{ default } b
\]
delivers at the output \( v \) the deterministic merge (obtained by giving a priority to \( a \)) of the input signals \( a \) and \( b \): when \( a \) is available, its value is delivered on \( v \); when it is not, the value of \( b \) (when \( b \) has one) is delivered on \( v \). Input signals \( a \) and \( b \) may have distinct clocks, but here, the signal \( v \) is more frequent than \( a \) and \( b \) and its clock is greater than those of \( a \) and \( b \). This operator is very important since it permits to define signals which are more frequent than the inputs of a system. For example, we can generate instants "between" the instants of an input signal ("time multiplexing": see [10] for details).

Then, the signal \( v \) defining a counter modulo \( n \) is reset each time its previous value is equal to \( (n-1) \). Supposing this counter is supplied at the clock of some signal \( a \), it is defined by the following process:

\[
\begin{align*}
& \{ \ zv := v \ \$1 \ | \\
& \quad v := (0 \ when \ zv = n-1) \ default \ (zv + 1) \ | \\
& \quad \text{synchro} \ a, v \} .
\end{align*}
\]

We have presented the main operators available in SIGNAL: these are instantaneous functions, delay, undersampling, and merge; the \textit{event} operator gives access to the clock of a signal and the \textit{synchro} process allows explicit synchronization. Another useful operator is derived from the previous ones: since the values of the signals are not persistent in the language, it may be necessary to memorize a value during several instants of a given clock. In this way, the process

\[
a := b \ cell \ c
\]

(where \( c \) is a boolean signal) delivers at the output \( a \) the last available value of \( b \) when either \( b \) or \( c \) is available and \( c \) is \textit{true} (remember that \( c \) may be any clock if we use the expression \textit{event} \( x \)).

3 The modularity; some examples

To illustrate the potential modularity in the language, we would like to define a \textit{model} of process.

3.1 Model of process

Let us come back to our example of counter modulo and imagine two different cases: the first one is the classical counter which is reset whenever it exceeds some value; in the second one, we have an additional external signal which constrains extra resets.

First, to obtain a counter modulo of any integer value, we use a formal parameter, say \( v_0 \). Parameters represent constant values and are not characterized by a given clock: their value are available at the clock determined by the context in which they are used. Then, we define the
following process, named \textit{topmod}, that we shall be able to use as well in the two different cases we have distinguished:

\begin{verbatim}

\begin{verbatim}
topmod \{ integer v0

    \textit{? logical hreset, iev}

    \textit{! integer v ; logical oev} \}

= (\mid \textit{synchro} iev, zv \mid

    zv := v \$1 \mid

    v := (0 \textit{when event} hreset) \textit{default} (zv + 1) \mid

    oev := \textit{true when} zv >= v0

\mid) / zv

where integer zv init v0

end
\end{verbatim}
\end{verbatim}

This process defines two output signals: the counter itself ($v$) and a signal $oev$ which clearly represents the reset instants of a simple counter modulo. It takes two input signals: $hreset$ is supposed to specify all the reset instants and $iev$ is a synchronization signal which assigns a given clock to the counter.

Notice that the operation

$$P / a_1, ..., a_n$$

denotes the masking of the output signals $a_1, ..., a_n$ in the process $P$: the masked signals may be considered as local signals for the resulting process, which, from the outside, can be seen as a "black-box". Here, the signal $zv$ is local for the process $topmod$.

A SIGNAL process is fundamentally "polychronous": generally it deals with several signals which do not have the same clock. Let us analyse the synchronizations in the process $topmod$. We call here $vz$ the local signal ($0 \textit{when event} hreset$) and $vp$ the signal ($zv + 1$). From the definitions of the operators, we obtain the following considerations immediately: on one hand, $v$, $zv$, $vp$ and $iev$ are synchronous and on the other hand, $vz$ and $hreset$ are synchronous as well; moreover, $v$ is more frequent than $vz$. So, the output $v$ is more frequent than the input $hreset$, and we derive the constraint that the input $iev$ is necessarily more frequent than the input $hreset$. The process is runnable in a context where this constraint is respected (in particular, there is no implicit clock associated to a given process). Notice that without the \textit{synchro} specification, the counter would be nondeterministic, in the sense that its clock would not be constrained (but a constraint can be fixed by the context of the process). Obviously, we would like to have a formalism to express these considerations: this is the subject of section 4.
3.2 Process instanciation

We are ready to instanciate a process model in a given context by reproducing this model. For example, a simple counter modulo $n$ is defined by the process

$$\text{topmod}(n-1) \mid \text{oev} : \text{hreset} \quad @ \quad \text{hreset}$$

depicted on figure 4.

![Figure 4.](image)

The effective parameter $(n-1)$ corresponds to the formal parameter $v0$. In this instanciation of the process $\text{topmod}$, its output $\text{oev}$ is renamed $\text{hreset}$ and is looped on the input $\text{hreset}$: the reset instants are just those specified by the output $\text{oev}$. Note that this new process requires no more synchronization constraints.

Here we have introduced two other operations: relabelling and connection. Given any process $P$,

$$P \equiv a_1 : b_1, ..., a_n : b_n$$

and

$$P \mid a_1 : b_1, ..., a_n : b_n$$

respectively denote the processes obtained by renaming every input port (respectively, output port) $a_i$ into $b_i$;

$$P \quad @ \quad a_1, ..., a_n$$

denotes the process where every output $a_i$ of $P$ is connected to the input port having the same name (remember that the composition does not realize this connection in a given process). Of course, do not confuse composition, masking, relabelling and connection which are just
interconnection operations acting on processes ("P-operators"), with the operators defining signals ("S-operators")! The mechanism of establishing connections by handling explicitly the names of inputs and outputs is very close to the classical graphical description used in automatic (block diagrams). By the way, we intend to develop a graphical programming interface for the language SIGNAL. On the other hand, it is also possible to program without worrying too much about identical names: we have defined a more classical positional notation (not detailed here) where relabellings are made implicit.

Now, the counter with an external reset is specified by the process

\[
\{ \mid hreset := hreset \text{ default } oev \mid \\
\text{topmod}(n-1) \} / hreset
\]

depicted on figure 5.

Figure 5.

The input signal \( hreset \) specifies the additional reset instants: it is merged with the output \( oev \) of \( \text{topmod} \) in order to obtain all the reset instants. Here again, \( iev \) has to be more frequent than \( hreset \).

3.3 An other example

Now we give an example of utilization of the process \( \text{topmod} \) where the constraint is satisfied. This example is a simple \textit{chronometer} which counts the seconds and the minutes, with an explicit reset: it can be clearly specified with two different instanciations of \( \text{topmod} \), one to count the seconds and the other to count the minutes. The signal \( iev \) gives the clock of the outputs (i.e. the instants where the values of the chronometer are present). The program is:
The seconds’ counter is reinitialized when there is an external reset event or when the maximal value has been reached: this is realized through the signal sreset. The same remark is valid for the minutes’ counter (signal mreset). The signal ievint gives the clock of the latter counter: the minutes’ counter is activated when either the seconds’ counter reaches its maximum or an external reset event occurs. The cell operator synchronizes the signal minutes with the signal seconds: this is required to display the values. Note that topmod is a local process for the chronometer.

4 Formal synchronization calculus

We have pointed out the crucial necessity to formally reason about time in SIGNAL programs: this permits to statically (i.e., at compile time) assign a clock to every signal (with respect to the other signals) and to bring out synchronization constraints. In particular, nondeterministic programs have to be detected, as well as incorrectly synchronized ones. Moreover, since it has to define the timing of any program, the formal synchronization calculus is a basic tool for the implementation. Thanks to the declarative style of the language, we shall see that the equations of this calculus are a direct projection of the SIGNAL program.
4.1 The clock calculus

One can observe that the only relevant informations to reason about clocks are concentrated in three values. These are: presence of a signal, absence of a signal, and values of boolean signals (we have seen that boolean conditions can introduce new clocks - in an undersampling for example: this explains why a simple boolean calculus is not sufficient). So we distinguish two types of signals: boolean ones and other signals. Values of boolean signals may be represented by the set \{0, 1, 2\}: 0 is the absence of value, 1 is the true value and 2 is the false value; values of other signals are represented by the set \{0, 1\}: 0 is the absence of value and 1 the presence of a value. Then, we endow the set \{0, 1, 2\} with the structure of the commutative field \(\mathbb{Z}/3\mathbb{Z}\) and we can project every SIGNAL process on \(\mathbb{Z}/3\mathbb{Z}\). In this field, since the map

\[ x \rightarrow x^2 \]

maps respectively 0 onto 0, 1 onto 1, and 2 (which is also written as \(-1\)) onto 1, any expression of non-boolean signals may be represented by a function in \(x^2\). Moreover, since

\[ x^3 = x, \]

any function on \(\mathbb{Z}/3\mathbb{Z}\) is polynomial of degree 2 at most. For each one of the S-operators we have presented, and for boolean (not, or, and) and non-boolean functions, the following table gives the equations associated to the given process.

<table>
<thead>
<tr>
<th>expressions</th>
<th>boolean result ((values))</th>
<th>non boolean result ((clocks))</th>
</tr>
</thead>
<tbody>
<tr>
<td>(y := \text{not} , x)</td>
<td>(y = -x)</td>
<td>(y^2 = x^2)</td>
</tr>
<tr>
<td>(y := a , \text{or} , b)</td>
<td>(y = ab (1 - (a + b + ab)))</td>
<td>(y^2 = a^2 \neq b^2)</td>
</tr>
<tr>
<td>(y := a , \text{and} , b)</td>
<td>(y = ab (ab - (a + b + 1)))</td>
<td>(y^2 = a^2 \neq b^2)</td>
</tr>
<tr>
<td>(y := f(a_1, \ldots, a_n))</td>
<td>(y^2 = a_1^2 = \ldots = a_n^2)</td>
<td>(y^2 = a_1^2 = \ldots = a_n^2)</td>
</tr>
<tr>
<td>(y := x , $1)</td>
<td>(y^2 = x^2)</td>
<td>(y^2 = x^2)</td>
</tr>
<tr>
<td>synchro (a_1, \ldots, a_n)</td>
<td>(a_1^2 = \ldots = a_n^2)</td>
<td>(a_1^2 = \ldots = a_n^2)</td>
</tr>
<tr>
<td>(c := \text{event} , a)</td>
<td>(c = a^2)</td>
<td>(c^2 = a^2)</td>
</tr>
<tr>
<td>(y := a , \text{when} , c)</td>
<td>(y = a (-c - c^2))</td>
<td>(y^2 = a^2 (-c - c^2))</td>
</tr>
<tr>
<td>(y := a , \text{default} , b)</td>
<td>(y = a + b - a^2b)</td>
<td>(y^2 = a^2 + b^2 - a^2b^2)</td>
</tr>
</tbody>
</table>
The equations of this table are easy to verify: for example, the map \( x \rightarrow -x \) maps respectively 0, 1, and -1 onto 0, -1, and 1, which represents the boolean function \( \text{not} \). The other boolean functions (or, and) may be verified in the same way. One can have an intuitive justification of the equations. For instance, non boolean functions result only here in synchronization of all signals: their clocks are equal and this is exactly expressed by the equality of the square values in \( \mathbb{Z}/3\mathbb{Z} \).

For the delay too, we only express the fact that both the output and the input have the same clock: \( y^2 = x^2 \). The \textit{event} operator delivers the clock of a given input signal \( a \), so \( c = a^2 \). The undersampling operator delivers \( a \) when \( c \) is available (expressed by \( c \)) and when \( c \) is not \textit{false} (expressed by \( -1 - c \), which is 0 when \( c = -1 \)):

\[
y = ac^2 (-1 - c) = a (-c - c^2)
\]

if we square this equation, we obtain the clock of the output:

\[
y^2 = a^2 (-c - c^2)
\]

For the merge \( y := a \text{defa} / \text{ult} b \), the equation

\[
y = a + b - a^2 b = a + b (1 - a^2)
\]

(for boolean values) expresses that \( y \) takes the values of \( a \) when \( a \) is available (this is expressed by \( a \)) and the values of \( b \) when \( a \) is \textit{not} available (this is expressed by \( b (1 - a^2) \)).

Every SIGNAL process is thus represented by a system of equations of degree 2 at most in \( \mathbb{Z}/3\mathbb{Z} \).

Then, the temporal analysis of a SIGNAL program is exactly the analysis of this system, what we call the \textit{clock calculus} [7]. We do not detail here the principles of this analysis. Let us simply examine on some examples the clock synthesis we are able to do.

The following process is clearly incorrect since we add two signals whose clocks are mutually exclusive:

\[
\begin{align*}
\{ & x := a \text{ when } (a > 0) \} \\
& y := a \text{ when } (\text{not}(a > 0)) \} \\
& z := x + y \}.
\end{align*}
\]

Its clock calculus is expressed through the following equations (where \( c \) represents the condition \( a > 0 \)):

\[
\begin{align*}
a^2 &= c^2 \\
x^2 &= a^2 (-c - c^2) \\
y^2 &= a^2 (c - c^2) \\
z^2 &= x^2 = y^2.
\end{align*}
\]

Note that expressions such as \( a > 0 \) are considered as primitive boolean expressions. Elementary substitutions yield the constraint

\[ c = 0 \]

which means that the process is blocked (since 0 is the absence of event).
More generally, if the system associated to a given process has a solution such that for every input or output, the associated variable in $\mathbb{Z}/3\mathbb{Z}$ is not necessarily null, then the process is not blocked, on any of its ports.

The following process is again incorrect:

$$\{ x := a \text{ when } (a < b) \mid z := x + b \}.$$

Its clock calculus is:

$$a^2 = b^2 = c^2$$
$$x^2 = a^2 (c - c^2)$$
$$z^2 = x^2 = b^2$$

($c$ denotes here the condition $a < b$). We obtain the equality

$$c(c - 1) = 0$$

which expresses in fact the following constraint on the values of the inputs:

"($a$ and $b$ are not defined) or $a < b$".

More generally, if the system has a solution such that the values of the input signals are free, then the process can be synchronized.

Now, we have the following clock calculus for the process topmod of section 3 (recall that $v_z$ and $v_p$ respectively denote the signals $(0$ when event $hreset)$ and $(zv + 1)$; $c$ denotes the condition $zv \geq v_0$):

$$i_{ev}^2 = zv^2 = v^2 = v_{p}^2$$
$$v_{z}^2 = - (hreset^2) - hreset^2 = hreset^2$$
$$v^2 = v_{z}^2 + v_{p}^2 - v_{z}^2 v_{p}^2$$
$$o_{ev}^2 = o_{ev} = - c - zv^2$$

which implies
\[ v^2 = iev^2 \]
\[ oev = v^2 (-c - 1) \]
\[ hreset^2 = iev^2 hreset^2 \]

This last equation illustrates again the fact that a SIGNAL process can exhibit synchronization constraints at its input ports. This is a fundamental remark, since the environment of this process must be in accordance with such constraints. Note that this process is fully time-correct. The equation \( hreset^2 = iev^2 hreset^2 \) means that the signal \( hreset \) must be less frequent than the signal \( iev \). For the process \( topmod \), the different clocks are:

\[ h_1 = \{ hreset, vz \} \]
\[ h_2 = \{ iev, v, vp, zv \} \]
\[ h_3 = \{ oev \} \]

where \( h_i = \{ s_1, ..., s_i \} \) denotes that the signals \( s_1, ..., s_i \) have the same clock \( h_i \).

### 4.2 The conditional dependence graph

The clock equations express the timing of a given process. In order to produce the code of the process, it is also necessary to analyse the dependencies between the calculi of the process. For each instant, we must be able to generate control independently of the instants and also to detect cycles in the dependencies. As a matter of fact, the right way to do this is to construct, during the analysis of the process, its instantaneous conditional dependence graph. The nodes of the graph are the different signals and clocks involved in the process. Of course, the edges express the dependencies, but they are labelled here by clock expressions: this allows to accept cycles which are not real short circuits.

For the process \( topmod \) the conditional dependence graph is depicted on figure 6.
On this example, one can note that two nodes, $zv^-$ and $zv^+$, are associated to the signal $zv$ defined by the delay operator: since the delay can be seen as a memory, two nodes are clearly required to have an instantaneous graph. In fact the graph is made from elementary conditional dependence graphs associated to the operators. For example, the values of $v$ (obtained by a default operator) result from two calculi, one when $hreset$ is present (clock $h_1$), and the other one when $vp$ is present but $hreset$ is not. Note that the values of the signal $vp$ are defined at the clock $h_2$ and are available at the clock $h_2 - h_1, h_2$.

The conditional dependence graph allows us to accept some cycles, which are not short circuits. Consider the following program:

\[
| y := x \text{ when event } b | u := y + z | z := u \; \$1 | x := a \text{ default } u |
\]

The clock calculus gives:

\[
y^2 = x^2 b^2
\]
Simple substitutions yield:

\[ u^2 = y^2 = z^2 \]
\[ x^2 = a^2 + u^2 - a^2 u^2. \]

Both

\[ x^2 (1 - b^2 + b^2 a^2) - a^2 = 0 \]

are solutions for this equation.

The conditional dependence graph of this example is depicted on figure 7.

There are several correct timings for this program. The more frequent timing for \( x \) is the supremum of the clocks of \( a \) and \( b \) (i), whereas the less frequent one is the clock of \( a \) (ii). If the clock of \( a \) is chosen, this means that the value of \( u \) is never chosen to compute \( x \), so that there
is no short circuit in this case. But, if the most frequent one is chosen, then \( u \) will be sometimes used to compute \( x \), which causes a short circuit.

The general method to detect short circuits is the following:

When a cycle is detected, the product of the clocks expressions which label the edges of the cycle is done. If this product is not null then the cycle is a short circuit, otherwise the graph is said circuit-free and the process is computable. The demonstration of this theorem is in [7]. Intuitively, a null product means that the signals involved in the cycle will never be simultaneously available.

When the process is fully time-correct and without any short circuit, the conditional dependence graph together with the solved clock calculus are the basic tools to generate code. The clock calculus allows us to produce a control automaton which governs a calculi automaton obtained from the dependence graph. At the present time, the compiler generates in this way sequential code in order to have a functional simulation of the algorithms.

5 Conclusion

We have presented the synchronous data flow oriented language SIGNAL. This language has already been used in different domains. For example, we have programmed in SIGNAL a complete digital watch with chronometer, alarm, etc. An other privileged domain for the language is the field of signal processing algorithms: as particular applications, we have written and simulated a modem, an algorithm for the detection of abrupt changes in spectral characteristics of digital signals, etc. Let us mention as well an attempt to describe in SIGNAL the internal architecture of a microprocessor.

The clock calculus allows us to statically (i.e. at compile-time) verify the temporal correctness of the processes. In fact, it can be seen as a formal system to reason about timing. The first version of SIGNAL implements a restricted boolean clock calculus. The implementation of the calculus we have explained here is in preparation, it uses elementary elimination techniques to simplify the equations. Moreover, it will be extended into some dynamical clock calculus in order to fully handle the delays. The conditional dependence graph, together with this clock calculus, is a key tool to study concurrency and appear to be the suitable level to achieve a parallel implementation. A fundamental problem is to allocate the various calculi to different processors. For this, a first target is to reduce the number of nodes of the graph we have to distribute. We currently study different criterions to obtain a partition of this graph: a natural one is to partition according to the clock of the signals. Then, other partitions, such that every input in any sub-graph must precede every output, result in what is called the "granules" [15], which may be considered as non
interruptable units. In this way, we are going towards a possibly aided implementation of SIGNAL programs onto a multiprocessor architecture.

REFERENCES


