

Solution-Processed Insulators for Flexible Metal-Insulator-Metal Structures

AKSHITA MISHRA,¹ SOUMEN SAHA,¹ CHANDAN KUMAR JHA,²
VASUDHA AGRAWAL,¹ BHASKAR MITRA,¹ ABHISEK DIXIT,²
and MADHUSUDAN SINGH ^{1,3}

1.—Functional Materials & Devices Laboratory, Department of Electrical Engineering, IIT Delhi, Hauz Khas, New Delhi 110 016, India. 2.—Wafer Level Characterization Laboratory, Department of Electrical Engineering, IIT Delhi, Hauz Khas, New Delhi 110 016, India. 3.—e-mail: msingh@ee.iitd.ac.in

Repeatable switching hysteresis in metal-insulator-metal devices is commonly attributed to the motion of oxygen vacancies under a sufficiently large external electric field. The resulting memristive behaviour has become a compelling alternative to traditional non-volatile memory device architectures. A room-temperature process for the fabrication of a metal-insulator-metal structure employing niobium pentoxide (Nb_2O_5) as the active layer has been developed, without any annealing of the oxide film. Electrical characterization of the devices shows sharp switching of resistivity. The developed process is very simple, cost-effective and can be implemented on flexible substrates.

Key words: MIM structures, sol-gel, spin coating, non-volatile memory, flexible electronics

INTRODUCTION

Flexible and implantable systems with sensor applications often require the application of non-conventional processing methods.^{1,2} Low-cost, low-operating voltage and low-power memory are emerging needs for data storage in such implantable devices that measure body vitals, perhaps as implants. Fabrication of these devices has been demonstrated using distinct precursors as well as pre-synthesized nanomaterials by printed techniques.^{3,4} However, deployment of unusual device components like solar cells, energy efficient displays,⁵ etc. in these systems makes it challenging to realize full advantages of traditional integration like reduced parasitics, overall weight and size.

The incomplete fourth quadrant of passive elements linking basic quantities: charge, voltage, current, and flux, was addressed in 1971.⁶ Performance parameters like low power consumption⁷,

high endurance, good retention ratio (low resistive state (LRS) versus high resistive state (HRS)), high device yield, long retention times and multilevel logic/memory⁸ are desirable in addressing requirements for non-volatile memory devices. Pinched current-voltage (I - V) hysteresis loops observed in these devices are understood to be a result of motion of oxygen vacancies.⁹ Switching states between HRS to LRS are observed in bistable mode on application of bias voltage. The switching state changes to the other state only after application of a minimal bias (switching voltage), resulting in non-volatile memory.

Organic semiconductor based thin film structures were one of the early exemplars for storage of multilevel states¹⁰ in stacks of metal-insulator-metal (MIM) structures. Conventional memristors involve a combination of active and inert metal electrodes, while binary oxides like TiO_2 , ZnO , CuO , HfO_2 , Nb_2O_5 ¹¹⁻¹³ are the usual sandwiched insulator layers. Commonly used deposition techniques like atomic layer deposition, electron beam evaporation, pulsed laser deposition, anodic oxidation and ion-assisted sputtering¹⁴⁻¹⁶ are used to deposit the

(Received September 25, 2018; accepted January 17, 2019; published online January 28, 2019)

insulating layer. Memristors with high retention ratio, repeatable switching hysteresis, and high endurance have been demonstrated. However, these fabrication processes employ high temperature annealing, which adds to the processing cost and limits applicability to rigid substrates exclusively.¹⁷ Solution-processed memristor devices suggest an alternate processing pathway.¹⁸

Binary metal oxides like Nb_2O_5 ¹⁶ have been used as thin film layers^{19,20} in diverse device applications. These can be used as dispersible functionalized inks³ for printing on the flexible substrates. Removal of the bonded functional groups in the dried film can pose a challenge. We have developed a solution-processed Nb_2O_5 deposition technique at room temperature to obtain repeatable thin films for MIM structures on flexible substrates.

MATERIALS AND METHODS

The precursors used for sol synthesis of Nb_2O_5 were $\text{Nb}(\text{OC}_2\text{H}_5)_5$ dissolved in a mixture of ethanol and acetonitrile, which were continuously stirred, to make a homogeneous solution and stirring continued for another 3h.^{21,22} This turbid sol solution was later used for deposition of the devices. To confirm the phase purity of Nb_2O_5 , a portion of the product was calcined at 750°C for 3h in air. The collected product was characterized by powder x-ray diffraction study (PXRD) on a Bruker D8 Advance using Ni filtered Cu-K α radiation (Fig. 1), using scans recorded with a step size of 0.02° and a step time of 1 s. K α 2 reflections were removed to obtain accurate lattice constants. The result was analyzed and found to have crystallized in the orthorhombic




Fig. 1. (a) Nb_2O_5 sol synthesis, and process steps. Insets: (b) Powder XRD data confirming the formation of Nb_2O_5 , (c) device schematic, and (d) current voltage characteristics of initial devices with W and Al contacts.




Fig. 2. Nb_2O_5 film morphology: (a) high resolution scanning electronic micrograph in the deposited Nb_2O_5 film exhibiting cracks and pinholes in the film at low thicknesses, and (b) atomic force microscopy scan of the Nb_2O_5 thin film after multiple depositions.

system (JCPDS-300873).¹⁹ The elemental composition of niobium (V)oxide was confirmed using energy dispersive x-ray spectroscopy (EDX).

The devices were fabricated using Nb_2O_5 as an insulating film on a commercial silicon dioxide substrate (University Wafers) with a thickness of $500\mu\text{m}$. Bottom electrodes (W (500 Å) or Cr/Au(200 Å/500 Å)) were grown using DC sputtering at a pressure $\sim 10^{-7}$ kPa chamber integrated into a glove box (Angstrom Engineering). The bottom electrodes (W and Cr/Au) were chosen to avoid oxidation during subsequent processing. The prepared sol was deposited using spin coating (spin NXG-P2) at < 3000 rpm, and vacuum dried. Spin-coating was repeated after each drying step several times to obtain a uniform layer (thickness ~ 7000 – 9000 Å) with minimum cracks and pin-holes as shown in Fig. 2. A sample of the sol deposited thin film was analyzed using atomic force microscopy (AFM) scans over an area of $1\mu\text{m}$ by $1\mu\text{m}$ to obtain a surface roughness of 900 Å (Fig. 2). Finally, the devices were completed with a thermally evaporated top electrode (Al (500 Å) or Ag (500 Å)) to form a crossbar geometry (Fig. 3, device area: $1\text{ mm} \times 1\text{ mm}$).

RESULTS AND DISCUSSION

It was found during subsequent testing that devices with W/Al contacts developed high contact resistance. As a result, devices with Au/Ag contacts (yield $\sim 60\%$) were characterized. The fabricated device was characterized by applying a DC bias using a semiconductor parametric analyzer (Agilent B15000). Electroforming process was initiated by the application of DC bias that created switching centres in the device. Depending upon the voltage polarity, electroforming can be positive or negative. In this process, the top electrode (Ag) is biased with respect to the bottom electrode (Au), which was grounded. The pristine device is assumed to be in a high resistive state (HRS). For electroforming the device, an initial bias from 0 V to $+5\text{ V}$ (positive




Fig. 3. (a) Scanning electron micrograph showing the cross-bar geometry of the devices. Inset: (b) image of the device.

electroforming) was applied, during which an electroreduction process takes place, followed by vacancy creation. This helps the pristine device obtain resistive switching behaviour²³ before hitting the compliance current. After electroforming, which involves an increase of current, corresponding to a low resistive state (LRS), was observed, which sets the lower limit of the bias voltage range of the device. On application of bias from $+5\text{ V}$ to 0 V (set process), the device switches from LRS to HRS. During testing, the reset and set process is repeated from 0 to -5 V and -5 V to $+5\text{ V}$, respectively. Reliability of fabricated devices is tested over 1030 write-read cycles with minimal degradation of the device. For test devices reported here, after initial switching (set and reset process), bias from $+5\text{ V}$ to -5 V in the dual sweep mode is applied to obtain resistive switching.

Current voltage characteristics (Figs. 1 and 4) were measured repeatedly from $+5\text{ V}$ to -5 V and exhibit clear hysteresis. This bistable, non-volatile and switching behaviour is comparable^{18,24} to




Fig. 4. Electrical characterization: (a) current–voltage characteristics of the device with Au and Ag contacts, (b) retention characteristics.

earlier reports. LRS ($\sim 1\text{M}\Omega$) and HRS ($\sim 10\text{M}\Omega$) retention characteristics (Fig. 4) were obtained for 500 s by switching the device in LRS and HRS separately and measuring current versus time at a constant step voltage. The resulting retention ratio ($= 10$) is obtained by averaging over at least ten cycles.

The observed electrical characteristics are consistent with the theoretical memristor behaviour^{24,25} showing drift of oxygen vacancies in niobium pentoxide under the application of bias.^{16,26–29} This tunneling behavior of the oxygen vacancies leads to the obtained pinch hysteresis loop. The motion of oxygen vacancies changes when the bias polarity is reversed. Vacancy drift occurs through the formation and rupture of conducting filaments.^{30,31} Bistable electrical characteristics are expected to be a result of filament switching³² because of dissimilar top and bottom electrodes.

Although the Nb_2O_5 film was deposited using a sol gel method at room temperature that is expected to result in the formation of amorphous films, the electrical characteristics obtained are comparable to the memristors fabricated by conventional techniques like sputtering and anodic oxidation. Unlike other reports cited earlier, reported devices do not involve heating of the substrates during deposition or post-annealing (reports vary from 60°C ³³ to 800°C ^{34,35}). This makes the process employed in the fabrication of these devices compatible with flexible electronics,¹⁷ and sensor systems integrated on flexible substrates. Work is ongoing on reduction of the switching voltages by thinning the active layer through a better control of film morphology through surface treatment and post-deposition processing at room temperature.

CONCLUSION

MIM device structures using a Nb_2O_5 dielectric layer were fabricated via the sol gel route at room temperature, with sputtered (bottom) and evaporated (top) contacts. DC I–V characteristic measurements show reproducible, bistable electrical response that is consistent with memristive behaviour at low operating voltages from +5 V to –5 V. Since this method does not involve any heat treatment, it can be implemented on flexible substrates like polyimide, polycarbonate, polyethylene terephthalate (PET), etc. Potential applications include wearable electronics, bioimplantable soft devices, large area sensors, and integrated memory devices in flexible electronic systems.

ACKNOWLEDGMENTS

AM and VA acknowledge support from the Visweswaraya Ph.D. Fellowship, and BM, AD, and MS acknowledge support from Young Faculty Research Fellowship, both from Digital India Corporation. CKJ acknowledges Ph.D. Fellowship support from Ministry of Human Resource & Development. SS, BM and MS acknowledge support from Ministry of Electronics and Information Technology (9(2)/2012-MDD). MS acknowledges support from a grant from the Science and Engineering Research Board (SB/S3/EECE/095/2014). BM and MS acknowledge support under SR/FST/ETII-061/2014 from the Department of Science & Technology. The authors would also like to acknowledge access to facilities in the Nanoscale Research Facility (NRF) and Central Research Facility (CRF) at IIT Delhi, and useful discussions with Mr. Rajinder Singh Deol and Dr. Henam Sylvia Devi.

CONFLICT OF INTEREST

The authors declare that they have no conflicts of interest.

REFERENCES

1. M.T. Penella and M. Gasulla, in *2007 IEEE Instrumentation Measurement Technology Conference IMTC 2007* (2007), pp. 1–5.
2. P.C.P. Chao, *IEEE Sens. J.* 11(12), 3106 (2011).
3. H.W. Choi, T. Zhou, M. Singh, and G.E. Jabbour, *Nanoscale* 7(8), 3338 (2015).
4. M. Singh, H.M. Haverinen, P. Dhagat, and G.E. Jabbour, *Adv. Mater.* 22(6), 673 (2010).
5. R. Deol, H.W. Choi, M. Singh, and G. Jabbour, *IEEE Sens. J.* 15(6), 3186 (2015).
6. L. Chua, *IEEE Trans. Circuit Theory* 18(5), 507 (1971).
7. Hadiywarman, F. Budiman, D.G.O. Hernowo, R.R. Pandey, and H. Tanaka, *Jpn. J. Appl. Phys.* 57(3S2), 03EA06 (2018).
8. V.K. Nagareddy, M.D. Barnes, F. Zipoli, K.T. Lai, A.M. Alexeev, M.F. Craciun, and C.D. Wright, *ACS Nano* 11(3), 3010 (2017).
9. R. Schmitt, J. Spring, R. Korobko, and J.L. Rupp, *ACS Nano* 11(9), 8881 (2017).
10. M. Lauters, B. McCarthy, D. Sarid, and G.E. Jabbour, *Appl. Phys. Lett.* 87(23), 231105 (2005).
11. C. Yan, and D. Xue, *Adv. Mater.* 20(5), 1055 (2008).
12. J.J. Yang, N.P. Kobayashi, J.P. Strachan, M.X. Zhang, D.A.A. Ohlberg, M.D. Pickett, Z. Li, G. Medeiros-Ribeiro, and R.S. Williams, *Chem. Mater.* 23(2), 123 (2011).
13. S. Stathopoulos, A. Khat, M. Trapatseli, S. Cortese, A. Serb, I. Valov, and T. Prodromakis, *Sci. Rep.* 7(1), 17532 (2017).
14. H. Sim, D. Choi, D. Lee, S. Seo, M.J. Lee, I.K. Yoo, and H. Hwang, *IEEE Electron Device Lett.* 26(5), 292 (2005).
15. S. Spiga, A. Lamperti, C. Wiemer, M. Perego, E. Cianci, G. Tallarida, H. Lu, M. Alia, F. Volpe, and M. Fanciulli, *Microelectron. Eng.* 85(12), 2414 (2008).
16. T.V. Kundozerova, A.M. Grishin, G.B. Stefanovich, and A.A. Velichko, *IEEE Trans. Electron Devices* 59(4), 1144 (2012).
17. M. Singh, H.M. Haverinen, Y. Yoshioka, and G.E. Jabbour, in *Inkjet Technology for Digital Fabrication*, ed. by I.M. Hutchings, G. D.rtin (Wiley, 2012), pp. 207–235.
18. N. Gergel-Hackett, B. Hamadani, B. Dunlap, J. Suehle, C. Richter, C. Hacker, and D. Gundlach, *IEEE Electron Device Lett.* 30(7), 706 (2009).
19. J. Liu, D. Xue, and K. Li, *Nanoscale Res. Lett.* 6, 138 (2011).
20. M.C. Orilall, F. Matsumoto, Q. Zhou, H. Sai, H.D. Abruña, F.J. DiSalvo, and U. Wiesner, *J. Am. Chem. Soc.* 131(26), 9389 (2009).
21. M. Ristić, S. Popović, and S. Musić, *Mater. Lett.* 58(21), 2658 (2004).
22. M. Wang, J. Han, Y. Hu, R. Guo, and Y. Yin, *ACS Appl. Mater. Interfaces* 8(43), 29511 (2016).
23. J.J. Yang, F. Miao, M.D. Pickett, D.A.A. Ohlberg, D.R. Stewart, C.N. Lau, and R.S. Williams, *Nanotechnology* 20(21), 215201 (2009).
24. J.J. Yang, M.D. Pickett, X. Li, D.A.A. Ohlberg, D.R. Stewart, and R.S. Williams, *Nat. Nanotechnol.* 3(7), 429 (2008).
25. D.B. Strukov, G.S. Snider, D.R. Stewart, and R.S. Williams, *Nature* 453(7191), 80 (2008).
26. A.M. Grishin, A.A. Velichko, and A. Jalalian, *Appl. Phys. Lett.* 103(5), 053111 (2013).
27. S. Slesazek, A. Ascoli, H. Mähne, R. Tetzlaff, and T. Mikolajick, in *Nonlinear Dynamics of Electronic Systems* (Springer, Cham, 2014), Communications in Computer and Information Science, pp. 156–164.
28. M.D. Pickett, and R.S. Williams, *Nanotechnology* 23(21), 215202 (2012).
29. M.K. Hota, M.K. Bera, and M.K. Bera, *J. Nanosci. Nanotechnol.* 14(5), 3538 (2014).
30. K. Fujiwara, T. Nemoto, M.J. Rozenberg, Y. Nakamura, and H. Takagi, *Jpn. J. Appl. Phys.* 47(8R), 6266 (2008).
31. H.D. Lee, B. Magyari-Köpe, and Y. Nishi, *Phys. Rev. B* 81(19), 193202 (2010).
32. A.A. Ansari, and A. Qadeer, *J. Phys. D Appl. Phys.* 18(5), 911 (1985).
33. K. Lazarova, M. Vasileva, G. Marinov, and T. Babeva, *Opt. Laser Technol.* 58, 114 (2014).
34. H. Sim, D. Choi, D. Lee, M. Hasan, C.B. Samantaray, and H. Hwang, *Microelectron. Eng.* 80, 260 (2005).
35. H. Baek, C. Lee, J. Choi, and J. Cho, *Langmuir* 29(1), 380 (2013).

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.