Abstract
We have developed a novel transmutable system for telecommunications, which features both reconfigurability and high performance. There are two key innovations. One is a board-level modularity concept that allows different functions to be implemented on different boards individually. The other is a high-speed serial link mechanism that provides excellent inter-board communications without sacrificing performance. Our system is distinguished from conventional ASIC emulators by its ability to provide a real-world execution environment, which enables us to connect the system to other telecommunications systems directly.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
A. Tsutsui, T. Miyazaki, K. Yamada, and N. Ohta, “Special Purpose FPGA for High-speed Digital Telecommunication Systems,” Proc. ICCD'95, pp. 486–491, October 1995.
K. Hayashi, T. Miyazaki, K. Shirakawa, K. Yamada, and N. Ohta, “Reconfigurable Real-Time Signal Transport System using Custom FPGAs,” Proc. FCCM'95, pp. 68–75, April 1995.
K. Yamada, K. Hayashi and T. Fujii, “Achieving ATM Shaping Function using Programmable Adapter”, Proc. GLOBECOM'96, pp. 67–71, 1996.
R. O. Onvural, “Asynchronous Transfer Mode Networks: Performance Issues — 2Rev. ed.,” Readings, Artech House, Inc., 1995.
Aptix Corp., “Aptix System Explorer,” Brochure, (http://www.aptix.com).
Quickturn Design Systems, Inc., “System Realizer M3000/M250”, Brochure, (http://www.qcktrn.com).
Zycad Corp., “Paradigm XP,” Data sheet, (http://www.zycan.com).
Quickturn Design Systems, Inc., “CoBALT Emulation System,” Brochure, (http://www.qcktrn.com).
S. A. Guccione, “List of FPGA-based Computing Machines,” (http:/www.io.com/~guccione/HW_list.html).
D. A. Buell, J. M. Arnold, and W. J. Kleinfelder, “Splash 2: FPGAs in a Custom Computing Machine,” Readings, IEEE Computer Society Press, 1996.
Virtual Computer Corp., “Distributed Virtual Computer,” Brochure, (http://www.vcc.com/products/dvc.html).
I. HadŽić and J. M. Smith, “P4: A Platform for FPGA Implementation of Protocol Boosters,” Proc. FPL'97 (Springer LNCS 1304), pp.438–447, September 1997.
-, “CompactPCI Specification Short Form: PICMG 2.0 R2.0,” PCI Industrial Computers Manufacturers Group, February 1997. (http://www.picmg.com)
Integrated Deveice Technology, Inc., “High Speed 128K (8k × 16 bit) Sequential Access Random Access Memory (SARAM),” IDT70825S/L Data sheet, December 1995. (http://www.idt/com)
Wind River Systems, Inc., “VxWorks Programmer's Guide 5.2,” Manual, March 1995.
I-Cube, Inc., “IQ Family Data Sheet,” December 1995.
-, “IEEE Standard Test Access Port and Boundary-Scan Achitecture,” IEEE Std 1149.1, IEEE Computer Society, 1993.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Miyazaki, T., Shirakawa, K., Katayama, M., Murooka, T., Takahara, A. (1998). A transmutable telecom system. In: Hartenstein, R.W., Keevallik, A. (eds) Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. FPL 1998. Lecture Notes in Computer Science, vol 1482. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0055264
Download citation
DOI: https://doi.org/10.1007/BFb0055264
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64948-9
Online ISBN: 978-3-540-68066-6
eBook Packages: Springer Book Archive