Abstract
In modern VLSI, the testing of manufactured VLSI chips is as important as the whole process of designing and manufacturing. The structural testing plays an important role as the functional testing. Structural testing, unlike functional testing, involves testing of all the physical connections, macros, other functional blocks in the SoC (System on chip). In the structural testing of SoC boundary Scan standards (IEEE 1149.1, IEEE 1687, and IEEE 1500) are used. The complete testing of SoC can be achieved by testing the individual components of the SoC. In case of multichip module SoC, the testing can be done at the complete SoC level as well as at the chip level. In this paper, the structural testing of one of the unique component of the SoC “Fuse Macro” is explained.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Joint Test Action Group. In: IEEE standard for test access port and boundary-scan architecture
Joint Test Action Group. In: IEEE standard for access and control of instrumentation embedded within a semiconductor device
Joint Test Action Group. In: IEEE standard testability method for embedded core-based integrated circuits
Chauhan J, Panchal C, Suthar H (2017) Scan methodology and ATPG DFT techniques at lower technology node. In: International conference on computing methodologies and communication (ICCMC), pp 508–514, 18 July 2017
IEEE Standard for Extensions to Standard Test Interface Language (STIL) (IEEE Std 1450-1999) for Test Flow Specification Sponsor Test Technology Standards Committee of the IEEE Computer Society, Approved 6 Dec 2017, IEEE-SA Standards Board
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Hosur, A., Shylashree, N. (2019). Structural Testing of Multichip Module SoC Components. In: Nath, V., Mandal, J. (eds) Proceedings of the Third International Conference on Microelectronics, Computing and Communication Systems. Lecture Notes in Electrical Engineering, vol 556. Springer, Singapore. https://doi.org/10.1007/978-981-13-7091-5_44
Download citation
DOI: https://doi.org/10.1007/978-981-13-7091-5_44
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-7090-8
Online ISBN: 978-981-13-7091-5
eBook Packages: EngineeringEngineering (R0)