Abstract
Miniaturization is one of the major demands for the development of any modern embedded systems. This can be achieved by incorporating the entire design including processor on to a single FPGA. Field-programmable gate array is an IC (integrated circuit) which is programmable in the field after it gets manufactured either by the designer or by the customer and so it is called field programmable. The configuration of the FPGA is specified more generally by the HDL. The system developed on FPGA has the features as follows: standardization, modularization, and scalability. One of the applications is in an airborne SAR signal processing system. The main intention of this paper is to design and develop a data acquisition system using FPGA through designing and coding, verification, configuration of processor, and driver development.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Cheung, P.Y.K., Constantinides, G.A., de Sousa, J.T. (eds.): Field-programmable logic and applications. In: 13th International Conference, FPL 2003, Lisbon, Portugal, Sept 2003
Catthoor, F., Franssen, F., Wuytack, S., Nachtergaele, L., DeMan, H.: FPGA-based system on chip design for real-time applications in particle physics. In: IEEE Workshop on VLSI Signal Processing, La Jolla, CA, Oct 1994
Kulkami, D., Najjar, W., Rinker, R., Kurdah, F.: Fast area estimation to support compiler optimizations in FPGA-based reconfigurable systems. In: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM’02) (2002) (to appear)
Gokhale, M., Stone, J.: Automatic allocation of arrays to memories in FPGA processors with multiple memory banks. In: Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (FCCM’99), pp. 63–69. IEEE Computer Society Press, Los Alamitos, CA, Oct 1999
Miranda, M., Catthoor, F., Janssen, M., DeMan, H.: High-level address optimization and synthesis techniques for data-transfer intensive applications. IEEE Trans. Very Large Scale Integr. VLSI Syst. 6(4), 677–686 (1998)
Padmanabhan, T.R., Bala Tripura Sundari, B.: Design Through Verilog HDL, WSE. IEEE Press (2004)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Jhansi Rani, B., Sudhir, A.C., Vidhyavathi, T. (2019). Performance Analysis of Embedded System for Data Acquisition on FPGA. In: Nayak, J., Abraham, A., Krishna, B., Chandra Sekhar, G., Das, A. (eds) Soft Computing in Data Analytics . Advances in Intelligent Systems and Computing, vol 758. Springer, Singapore. https://doi.org/10.1007/978-981-13-0514-6_41
Download citation
DOI: https://doi.org/10.1007/978-981-13-0514-6_41
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-0513-9
Online ISBN: 978-981-13-0514-6
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)