Abstract
Current technology trends stress upon scaling down size and area in processors and chip designs. There is a paradigm shift toward highly complex circuits, such as System on Chip (SoC), Complex chip Multi-Processors (CMP) and so on. Effective Communication between many such components is achieved through Network on Chip (NoC), which has a trade off correctness assurance of transfer data. This is observed as a deadlock, where data loss is inherent. Previous methods for deadlock recoveries are multi-path topology and transitive closer method. This leads to more traffic, higher complexity and increased transmission time. A methodology is proposed to achieve deadlock recovery through encoding and decoding technique. This technique reduces the network traffic by avoiding re-request.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Warnakulasuriya, S., Pinkston, T.M.: Characterization of deadlocks in interconnection networks. In: Parallel Processing Symposium, 1997. Proceedings, 11th International, pp. 80–86. IEEE (1997)
Duato, J., Yalamanchili, S., Ni, L.M.: Interconnection Networks: An Engineering Approach. Morgan Kaufmann (2003)
Dally, W.J., Towles, B.P.: Principles and Practices of Interconnection Networks. Elsevier (2004)
Glass, C.J., Ni, L.M.: The turn model for adaptive routing. J. ACM (JACM) 41(5), 874–902 (1994)
Chiu, G.-M.: The odd-even turn model for adaptive routing. IEEE Trans. Parallel Distrib. Syst. 11(7), 729–738 (2000)
Mori, K., Abdallah, A.B., Kuroda, K.: Design and evaluation of a complexity effective network-on-chip architecture on fpga. In: Proceedings of the 19th Intelligent System Symposium (FAN 2009), pp. 318–321 (2009)
Glass, C.J., Lionel, M.N.: The turn model for adaptive routing. J. Assoc. Comput. Mach. 41(5), 874–902 (1994)
Anjan, K., Pinkston, T.M.: Disha: a deadlock recovery scheme for fully adaptive routing. In: Parallel Processing Symposium, 1995. Proceedings. 9th International, pp. 537–543. IEEE (1995)
Kim, J.H., Liu, Z., Chien, A.A.: Compressionless routing: a framework for adaptive and fault-tolerant routing. IEEE Trans. Parallel Distrib. Syst. 8(3), 229–244 (1997)
Martinez-Rubio, J.M., Lopez, P., Duato, J.: A cost-effective approach to deadlock handling in wormhole networks. IEEE Trans. Parallel Distrib. Syst. 12(7), 716–729 (2001)
Lankes, A., Wild, T., Herkersdorf, A., Sonntag, S., Reinig, H.: Comparison of deadlock recovery and avoidance mechanisms to approach message dependent deadlocks in on-chip networks. In: 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip (NOCS), pp. 17–24. IEEE (2010)
Mori, K., Esch, A., Abderazek, B.A., Kuroda, K.: Advanced design issues for oasis networkon-chip architecture. In: International Conference on Broadband, Wireless Computing, Communication and Applications, pp. 74–79 (2010)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Shashidhara, H.R., Prateek kumar, T.R. (2018). Deadlock Recovery for NOC Using Modified Encoding Scheme. In: Sa, P., Bakshi, S., Hatzilygeroudis, I., Sahoo, M. (eds) Recent Findings in Intelligent Computing Techniques . Advances in Intelligent Systems and Computing, vol 709. Springer, Singapore. https://doi.org/10.1007/978-981-10-8633-5_35
Download citation
DOI: https://doi.org/10.1007/978-981-10-8633-5_35
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-8632-8
Online ISBN: 978-981-10-8633-5
eBook Packages: EngineeringEngineering (R0)