Abstract
Sigma-delta modulation based single-bit ternary DSP algorithms have been extensively studied in the literature. More recently, FPGA based design and analysis of ternary FIR filter with distributed arithmetic (DA) algorithm have been reported in comparison equivalent multi-bit systems. In this paper, we present the design and synthesis of single-bit ternary and multi-bit (i.e., conventional) FIR filters using a more complex but efficient encoding technique called canonical signed digit (CSD) in both pipelined and non-pipelined modes. Both filter types are coded into VHDL and synthesized using small commercial FPGA devices in Quartus-II. Synthesis results show that in pipelined mode single-bit ternary FIR filter offers approximately 90% better clock performance than multi-bit FIR filter. Single-bit ternary FIR filter achieved clock frequency of 370 MHz using Stratix-III device that can easily process a 6-MHz video signal transmission. The single-bit DSP systems are highly beneficial for mobile communication purpose.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Thompson, A.C., O’Shea, P., Hussain, Z.M., Steele, B.R.: Efficient Single-Bit Ternary Digital Filtering Using Sigma-Delta Modulator. IEEE Letters on Signal Processing 11(2), 164–166 (2004)
Thompson, A.C., Hussain, Z.M., O’Shea, P.: Efficient Digital Single-Bit Resonator. IEEE Electronic Letters 40(22), 1396–1397 (2004)
Sadik, A.Z., Hussian, Z.M., O’Shea, P.: Structure for single-bit digital comb filtering. In: Proc. APCC 2005, pp. 545–548 (October 2005)
Benvenuto, N., Franks, L.E., Hill Jr., F.S.: Realization of finite impulse response filters using coefficients +1, 0, and -1. IEEE Transactions on Communications COMM-33(10) (October 1985)
Memon, T.D., Beckett, P., Sadik, A.Z.: Power-Area-Performance Characteristics of FPGA based sigma-delta modulated FIR Filters. Journal of Signal Processing Systems, JSPS (accepted November 2011)
Lee, H., Sobelman, G.E.: FPGA-based digit-serial CSD FIR filter for image signal format conversion. Microelectronics Journal 33(5-6), 501–508 (2002)
Hewlitt, R.M., Swartzlantler Jr., E.: Canonical signed digit representation for FIR digital filters. In: IEEE Workshop on Signal Processing Systems, pp. 416–426. IEEE (2000)
Memon, T.D., Beckett, P., Sadik, A.Z.: Single-bit and Conventional FIR Filter Comparison in State-of-Art FPGA. In: 5th IEEE ICMENS 2009, December 28-30, pp. 72–76 (2009)
Schreier, R., Temes, G.C.: Understanding delta-sigma data converters. IEEE Press, New Jersey (2005)
Hewlitt, R.M., Swartzlantler Jr., E.: Canonical signed digit representation for FIR digital filters. In: IEEE Workshop on Signal Processing Systems, pp. 416–426 (2000)
Reitwiesner, G.W.: Binary arithmetic. Advances in Computers 1, 231–308 (1960)
Lim, Y.C., Evans, J.B., Liu, B.: Decomposition of binary integers into signed power-of-two terms. IEEE Transactions on Circuits and Systems 38(6), 667–672 (1991)
Ma, G.K., Taylor, F.J.: Multiplier policies for digital signal processing. IEEE ASSP Magazine 7(1), 6–20 (1990)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Memon, T.D., Alhassani, A., Beckett, P. (2012). Single-Bit Ternary FIR Filter in FPGA Using Canonical Signed Digit Encoding. In: Chowdhry, B.S., Shaikh, F.K., Hussain, D.M.A., Uqaili, M.A. (eds) Emerging Trends and Applications in Information Communication Technologies. IMTIC 2012. Communications in Computer and Information Science, vol 281. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-28962-0_30
Download citation
DOI: https://doi.org/10.1007/978-3-642-28962-0_30
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-28961-3
Online ISBN: 978-3-642-28962-0
eBook Packages: Computer ScienceComputer Science (R0)