SSE Implementation of Multivariate PKCs on Modern x86 CPUs

Anna Inn-Tung Chen\textsuperscript{1}, Ming-Shing Chen\textsuperscript{2}, Tien-Ren Chen\textsuperscript{2}, Chen-Mou Cheng\textsuperscript{1}, Jintai Ding\textsuperscript{3}, Eric Li-Hsiang Kuo\textsuperscript{2}, Frost Yu-Shuang Lee\textsuperscript{1}, and Bo-Yin Yang\textsuperscript{2}

\textsuperscript{1} National Taiwan University, Taipei, Taiwan
\{anna1110,doug,frost\}@crypto.tw
\textsuperscript{2} Academia Sinica, Taipei, Taiwan
\{mschen,trchen1103,lorderic,by\}@crypto.tw
\textsuperscript{3} University of Cincinnati, Cincinnati, Ohio, USA
ding@math.uc.edu

Abstract. Multivariate Public Key Cryptosystems (MPKCs) are often touted as future-proofing against Quantum Computers. It also has been known for efficiency compared to “traditional” alternatives. However, this advantage seems to erode with the increase of arithmetic resources in modern CPUs and improved algorithms, especially with respect to Elliptic Curve Cryptography (ECC). In this paper, we show that hardware advances do not just favor ECC. Modern commodity CPUs also have many small integer arithmetic/logic resources, embodied by SSE2 or other vector instruction sets, that are useful for MPKCs. In particular, Intel’s SSSE3 instructions can speed up both public and private maps over prior software implementations of Rainbow-type systems up to \(4 \times\). Furthermore, MPKCs over fields of relatively small odd prime characteristics can exploit SSE2 instructions, supported by most modern 64-bit Intel and AMD CPUs. For example, Rainbow over \(\mathbb{F}_{31}\) can be up to \(2 \times\) faster than prior implementations of similarly-sized systems over \(\mathbb{F}_{16}\). Here a key advance is in using Wiedemann (as opposed to Gauss) solvers to invert the small linear systems in the central maps. We explain the techniques and design choices in implementing our chosen MPKC instances over fields such as \(\mathbb{F}_{31}\), \(\mathbb{F}_{16}\) and \(\mathbb{F}_{256}\). We believe that our results can easily carry over to modern FPGAs, which often contain a large number of small multipliers, usable by odd-field MPKCs.

Keywords: multivariate public key cryptosystem (MPKC), TTS, rainbow, \(\ell\)IC, vector instructions, SSE2, SSSE3, Wiedemann.

1 Introduction

Multivariate public-key cryptosystems (MPKCs)\cite{35,13} is a genre of PKCs whose public keys represent multivariate polynomials over a small field \(K = \mathbb{F}_q\):

\[P : w = (w_1, w_2, \ldots, w_n) \in \mathbb{K}^n \rightarrow z = (p_1(w), p_2(w), \ldots, p_m(w)) \in \mathbb{K}^m.\]
Polynomials $p_1, p_2, \ldots$ have (almost always) been quadratic since MPKCs came to public notice [30]. Since this is public-key cryptography, we can let $P(0) = 0$.

Of course, a random $P$ would not be invertible by the legitimate user, so almost always $P = T \circ Q \circ S$ with two affine maps $S: w \mapsto x = M_S w + c_S$ and $T: y \mapsto z = M_T y + c_T$, and an “efficiently invertible” quadratic map $Q: x \mapsto y$. The public key then comprise the polynomials in $P$, while the private key is $M_s^{-1}, c_s, M_T^{-1}, c_T$, plus information to determine the central map $Q$.

MPKCs have been touted as (a) potentially surviving future attacks using quantum computers, and (b) faster than “traditional” competitors — in 2003, SFLASH was a finalist for the NESSIE project signatures, recommended for embedded use. We seek to evaluate whether (b) is affected by the evolution of computer architecture. Without going into any theory, we will discuss the implementation of MPKCs on today’s commodity CPUs. We will conclude that modern single-instruction-multiple-data (SIMD) units also make great cryptographic hardware for MPKCs, making them stay competitive speed-wise.

1.1 History and Questions

Conventional wisdom used to be: “MPKCs replace arithmetic operations on large units (e.g., 1024+-bit integers in RSA, or 160+-bit integers in ECC) by faster operations on many small units.” But the latter means many more memory accesses. People came to realize that eventually the memory latency and bandwidth would become the bottleneck of the performance of a microprocessor [7,36].

The playing field is obviously changing. When MPKCs were initially proposed [25,30], commodity CPUs computed a 32-bit integer product maybe every 15–20 cycles. When NESSIE called for primitives in 2000, x86 CPUs could compute one 64-bit product every 3 (Athlon) to 10 (Pentium 4) cycles. The big pipelined multiplier in an AMD Opteron today can produce one 128-bit integer product every 2 cycles. ECC implementers quickly exploited these advances.

In stark contrast, a MOSTech 6502 CPU or an 8051 microcontroller from Intel multiplies in $\mathbb{F}_{256}$ in a dozen instruction cycles (using three table look-ups) — not too far removed from the latency of multiplying in $\mathbb{F}_{256}$ in modern x86. This striking disparity came about because the number of gates available has been doubling every 18 to 24 months (“Moore’s Law”) for the last few decades. Compared to that, memory access speed increased at a snail’s pace. Now the width of a typical arithmetic/logic unit is 64 bits, vector units are everywhere, and even FPGAs have hundreds of multipliers built in. On commodity hardware, the deck has never seemed so stacked against MPKCs or more friendly to RSA and ECC. Indeed, ECC over $\mathbb{F}_{2^k}$, the only “traditional” cryptosystem that has been seemingly left behind by advances in chip architectures, will get a new special struction from Intel soon — the new carryless multiplication [27].

Furthermore, we now understand attacks on MPKCs much better. In 2004, traditional signature schemes using RSA or ECC are much slower than TTS/4 and SFLASH [1,10,37], but the latter have both been broken [17,18]. Although TTS/7 and 3IC-p seem ok today [8], the impending doom of SHA-1 [33] will force longer message digests and thus slower MPKCs while leaving RSA untouched.
The obvious question is, then: Can all the extras on modern commodity CPUs be put to use with MPKCs as well? If so, how do MPKCs compare to traditional PKCs today, and how is that likely going to change for the future?

1.2 Our Answers and Contributions

We will show that advances in chip building also benefit MPKCs. First, vector instructions available on many modern x86 CPUs can provide significant speed-ups for MPKCs over binary fields. Secondly, we can derive an advantage for MPKCs by using as the base field $\mathbb{F}_q$ for $q$ equal to a small odd prime such as 31 on most of today’s x86 CPUs. This may sound somewhat counter-intuitive, since for binary fields addition can be easily accomplished by the logical exclusive-or (XOR) operation, while for odd prime fields, costly reductions modulo $q$ are unavoidable. Our reasoning and counter arguments are detailed as follows.

1. Virtually all x86 CPUs today support SSE2 instructions, which can pack eight 16-bit integer operands in its 128-bit xmm registers and hence dispatch eight simultaneous integer operations per cycle in a SIMD style.
   - Using MPKCs with a small odd prime base field $\mathbb{F}_q$ (say $\mathbb{F}_{31}$, as opposed to the usual $\mathbb{F}_{256}$ or $\mathbb{F}_{16}$) enables us to take advantage of vector hardware. Even with an overhead of conversion between bases, schemes over $\mathbb{F}_{31}$ is usually faster than an equivalent scheme over $\mathbb{F}_{16}$ or $\mathbb{F}_{256}$ without SSSE3.
   - MPKCs over $\mathbb{F}_q$ can still be faster than ECC or RSA. While $q$ can be any prime power, it pays to tune to a small set of carefully chosen instances. In most of our implementations, we specialize to $q = 31$.

2. Certain CPUs have simultaneous look-ups from a small, 16-byte table:
   - all current Intel Core and Atom CPUs with SSSE3 instruction PSHUFB;
   - all future AMD CPUs, with SSE5 PPERM instruction (superset of PSHUFB);
   - IBM POWER derivatives — with AltiVec/VMX instruction PERMUTE.
   Scalar-to-vector multiply in $\mathbb{F}_{16}$ or $\mathbb{F}_{256}$ can get around a 10× speed-up; MPKCs like TTS and Rainbow get a 4× factor or higher speed-up.

In this work, we will demonstrate that the advances in chip architecture do not leave MPKCs behind while improving traditional alternatives. Furthermore, we list a set of counter-intuitive techniques we have discovered during the course of implementing finite field arithmetic using vector instructions.

1. When solving a small and dense matrix equation in $\mathbb{F}_{31}$, iterative methods like Wiedemann may still beat straight Gaussian elimination.
2. $X \mapsto X^{q-2}$ may be a fast way to component-wise invert a vector over $\mathbb{F}_q^*$.
3. For big-field MPKCs, some fields (e.g., $\mathbb{F}_{31^{15}}$) admit very fast arithmetic representations — in such fields, inversion is again by raising to a high power.
4. It is important to manage numerical ranges to avoid overflow, for which certain instructions are unexpectedly useful. For example, the PMADDWD (packed multiply-add word to double word) instruction, which computes from two 8-long vectors of 16-bit signed words $(x_0, \ldots, x_7)$ and $(y_0, \ldots, y_7)$ the 4-long vector of 32-bit signed words $(x_0y_0 + x_1y_1, x_2y_2 + x_3y_3, x_4y_4 + x_5y_5, x_6y_6 + x_7y_7)$, avoids many carries when evaluating a matrix-vector product (mod $q$).
Finally, we reiterate that, like most implementation works such as the one by Bogdanov et al. [6], we only discuss implementation issues and do not concern ourselves with the security of MPKCs in this paper. Those readers interested in the security and design of MPKCs are instead referred to the MPKC book [13] and numerous research papers in the literature.

2 Background on MPKCs

In this section, we summarize the MPKC instances that we will investigate. Using the notation in Sec. 1, we only need to describe the central map $Q$ ($M_S$ and $M_T$ are square and invertible matrices, usu. resp. of dim = $n$ and $m$, respectively. To execute a private map, we replace the “minus” components if needed, invert $T$, invert $Q$, invert $S$, and if needed verify a prefix/perturbation.

Most small-field MPKCs — TTS, Rainbow, oil-and-vinegar [11, 12, 17, 29] seem to behave the same over small odd prime fields and over $F_{2^k}$. Big-field MPKCs in odd-characteristic were mentioned in [35], but not much researched until recently. In some cases e.g., $\ell$IC-derivatives, an odd-characteristic version is inconvenient but not impossible. Most attacks on and their respective defenses of MPKCs are fundamentally independent of the base field. Some attacks are known or conjectured to be easier over binary fields than over small odd prime fields [5, 19, 9, 15], but never vice versa.

2.1 Rainbow and TTS Families of Digital Signatures

Rainbow($F_q, o_1, \ldots, o_\ell$) is characterized as follows as a $u$-stage UOV [14, 17].

- The segment structure is given by a sequence $0 < v_1 < v_2 < \cdots < v_{u+1} = n$. For $l = 1, \ldots, u + 1$, set $S_l := \{1, 2, \ldots, v_l\}$ so that $|S_l| = v_l$ and $S_0 \subset S_1 \subset \cdots \subset S_{u+1} = S$. Denote by $o_l := v_{l+1} - v_l$ and $O_l := S_{l+1} \setminus S_l$ for $l = 1 \cdots u$.
- The central map $Q$ has components $y_{v_1+1} = q_{v_1+1}(x)$, $y_{v_1+2} = q_{v_1+2}(x)$, $y_n = q_n(x)$, where $y_k = q_k(x) = \sum_{i=1}^{v_l} \sum_{j=i}^{n} \alpha_{ij}^{(k)} x_i x_j + \sum_{i<v_{l+1}}^l \beta_{ij}^{(k)} x_i$, if $k \in O_l := \{v_l + 1 \cdots v_{l+1}\}$.
- In every $q_k$, where $k \in O_l$, there is no cross-term $x_i x_j$ where both $i$ and $j$ are in $O_l$. So given all the $y_i$ with $v_l < i \leq v_{l+1}$, and all the $x_j$ with $j \leq v_l$, we can easily compute $x_{v_{l+1}}, \ldots, x_{v_{l+1}}$. So given $y$, we guess $x_1, \ldots, x_{v_l}$, recursively solve for all $x_i$’s to invert $Q$, and repeat if needed.

Ding et al. suggest Rainbow/TTS with parameters ($F_{2^4}, 24, 20, 20$) and ($F_{2^8}, 18, 12, 12$) for $2^{80}$ design security [3, 17]. According to their criteria, the former instance should not be more secure than Rainbow/TTS at ($F_{31}, 24, 20, 20$) and roughly the same as ($F_{31}, 16, 16, 8, 16$). Note that in today’s terminology, TTS is simply a Rainbow with sparse coefficients, which is faster but less understood.

2.2 Hidden Field Equation (HFE) Encryption Schemes

HFE is a “big-field” variant of MPKC. We identify $L$, a degree-$n$ extension of the base field $K$ with $(F_q)^n$ via an implicit bijective map $\phi : L \to (F_q)^n$ [34]. With
\[ y = \sum_{0 \leq i, j < \rho} a_{ij} x^i y^j + \sum_{0 \leq i < \rho} b_i x^i + c, \] we have a quadratic \( \mathcal{Q} \), invertible via the Berlekamp algorithm with \( x, y \) as elements of \( (\mathbb{F}_q)^n \).

Solving HFE directly is considered to be sub-exponential \[22\], and a “standard” HFE implementation for 280 security works over \( \mathbb{F}_{2103} \) with degree \( d = 129 \). We know of no timings below 100 million cycles on a modern processor like a Core 2. Modifiers like vinegar or minus cost extra.

The following multi-variable HFE appeared in \[5\]. First, randomly choose a \( \mathbb{L}^h \rightarrow \mathbb{L}^h \) quadratic map \( \overline{\mathcal{Q}}(X_1, \ldots, X_h) = (Q_1(X_1, \ldots, X_h), \ldots, Q_h(X_1, \ldots, X_h)) \) where each \( Q_\ell = Q_\ell(X_1, \ldots, X_h) = \sum_{1 \leq i \leq j \leq h} \alpha_{ij}^{(\ell)} X_i X_j + \sum_{j=1}^h \beta_j^{(\ell)} X_j + \gamma^{(\ell)} \) is also a randomly chosen quadratic for \( \ell = 1, \ldots, h \). When \( h \) is small, this \( \overline{\mathcal{Q}} \) can be easily converted into an equation in one of the \( X_i \) using Gröbner basis methods at degree no higher than \( 2^h \), which is good since solving univariate equations is cubic in the degree. The problem is that the authors also showed that these schemes are equivalent to the normal HFE and hence are equally (in-)secure.

It was recently conjectured that for odd characteristic, Gröbner basis attacks on HFE does not work as well \[15\]. Hence we try to implement multivariate HFEs over \( \mathbb{F}_q \) for an odd \( q \). We will be conservative here and enforce one prefixed zero block to block structural attacks at a \( q \)-time speed penalty.

### 2.3 \( C^* \), \( \ell \)-Invertible Cycles (\( \ell \text{IC} \)) and Minus-\( p \) Schemes

\( C^* \) is the original Matsumoto-Imai scheme \[30\], also a big-field variant of MPKC. We identify a larger field \( \mathbb{L} \) with \( \mathbb{K}^n \) with a \( \mathbb{K} \)-linear bijection \( \phi : \mathbb{L} \rightarrow \mathbb{K}^n \). The central map \( \mathcal{Q} \) is essentially \( \overline{\mathcal{Q}} : x \mapsto y = x^{1+q^n} \), where \( \mathbb{K} = \mathbb{F}_q \). This is invertible if \( \gcd(1 + q^n, q^n - 1) = 1 \).

The \( \ell \)-Invertible Cycle (\( \ell \text{IC} \)) can be considered as an improved extension of \( C^* \) \[16\]. Here we use the simple case where \( \ell = 3 \). In \( 3 \text{IC} \) we also use an intermediate field \( \mathbb{L} = \mathbb{K}^k \), where \( k = n/3 \). The central map is \( \mathcal{Q} : (X_1, X_2, X_3) \in (\mathbb{L}^*)^3 \mapsto (Y_1, Y_2, Y_3) := (X_1 X_2, X_2 X_3, X_3 X_1) \). \( 3 \text{IC} \) and \( C^* \) maps have a lot in common \[13,20,11\]. To sign, we do “minus” on \( r \) variables and use \( s \) prefixes (set one or more of the variables to zero) to defend against all known attacks against \( C^* \) schemes \[11\]. This is written as \( C^* \cdot \text{p}(q, n, \alpha, r, s) \) or \( 3 \text{IC}-\text{p}(q, n, r, s) \). Ding et al. recommend \( C^* \cdot \text{p}(2^4, 74, 22, 1) \), also known as the “pFLASH” \[11\].

To invert \( 3 \text{IC}-\text{p} \) over a field like \( \mathbb{F}_{3118} \), from \( (Y_1, Y_2, Y_3) \) we do the following.

1. Compute \( A = Y_1 Y_2 \) [1 multiplication].
2. Compute \( B = A^{-1} \) [1 inverse].
3. Compute \( C = Y_3 B = X_2^{-2} \) [1 multiplication].
4. Compute \( D = C^{-1} = X_2^{-1} \) and \( \pm \sqrt{C} = X_2^{-1} \) [1 sqrt+inverse].
5. Multiply \( X_2^{-1} \) to \( Y_1, Y_2 \), and \( D \) [3 multiplications].

We note that for odd \( q \), square roots are non-unique and slow.

### 3 Background on odd \( q \) Vector Instruction Set Extensions

The use of vector instructions to speed up MPKCs is known since the seminal Matsumoto-Imai works, in which bit slicing is suggested for MPKCs over \( \mathbb{F}_2 \) as
Berbain et al. pointed out that bit slicing can be extended appropriately for $\mathbb{F}_{16}$ to evaluate public maps of MPKCs, as well as to run the QUAD stream cipher \[2\]. Chen et al. extended this further to Gaussian elimination in $\mathbb{F}_{16}$, to be used for TTS \[8\].

To our best knowledge, the only mention of more advanced vector instructions in the MPKC literature is T. Moh’s suggestion to use AltiVec instructions (only available then in the PowerPC G4) in his TTM cryptosystem \[31\]. This fell into obscurity after TTM was cryptanalyzed \[21\].

In this section, we describe one of the most widely deployed vector instruction sets, namely, the x86 SIMD extensions. The assembly language mnemonics and code in this section are given according Intel’s naming convention, which is supported by both gcc and Intel’s own compiler icc. We have verified that the two compilers give similar performance results for the most part.

### 3.1 Integer Instructions in the SSE2 Instruction Set

SSE2 stands for Streaming SIMD Extensions 2, i.e., doing the same action on many operands. It is supported by all Intel CPUs since the Pentium 4, all AMD CPUs since the K8 (Opteron and Athlon 64), as well as the VIA C7/Nano CPUs. The SSE2 instructions operate on 16 architectural 128-bit registers, called the xmm registers. Most relevant to us are SSE2’s integer operations, which treat xmm registers as vectors of 8-, 16-, 32- or 64-bit packed operands in Intel’s terminology. The SSE2 instruction set is highly non-orthogonal. To summarize, there are the following.

**Load/Store:** To and from xmm registers from memory (both aligned and unaligned) and traditional registers (using the lowest unit in an xmm register and zeroing the others on a load).

**Reorganize Data:** Various permutations of 16- and 32-bit packed operands (Shuffle), and Packing/Unpacking on vector data of different densities.

**Logical:** AND, OR, NOT, XOR; Shift (packed operands of 16, 32, and 64 bits) Left, Right Logical and Right Arithmetic (copies the sign bit); Shift entire xmm register byte-wise only.

**Arithmetic:** Add/Subtract on 8-, 16-, 32- and 64-bits; Multiply of 16-bit (high and low word returns, signed and unsigned, and fused multiply-adds) and 32-bit unsigned; Max/Min (signed 16-bit, unsigned 8-bit); Unsigned Averages (8/16-bit); Sum-of-differences on 8-bits.

### 3.2 SSSE3 (Supplementary SSE3) Instructions

SSSE3 adds a few very useful instructions to assist with our vector programming.

`PALIGNR` ("packed align right"): "PALIGNR xmm (i), xmm (j), k" shifts xmm (j) right by k bytes, and insert the k rightmost bytes of xmm (i) in the space vacated by the shift, with the result placed in xmm (i). Can be used to rotate an xmm register by bytes.
PHADDx, PHSUBx H means horizontal. E.g., consider PHADDW. If destination register xmm (i) starts out as \((x_0, x_1, \ldots, x_7)\), the source register xmm (j) as \((y_0, y_1, \ldots, y_7)\), then after “PHADDW xmm (i), xmm (j)”, xmm (i) will hold: 
\((x_0 + x_1, x_2 + x_3, x_4 + x_5, x_6 + x_7, y_0 + y_1, y_2 + y_3, y_4 + y_5, y_6 + y_7)\).

From 8 vectors \(v_0, v_1, \ldots, v_7\), after seven invocations of PHADDW, we can obtain \(\sum_j v_j^{(0)}, \sum_j v_j^{(1)}, \ldots, \sum_j v_j^{(7)}\) arranged in the right order.

**PSHUFB** From a source \((x_0, x_1, \ldots, x_{15})\), and destination register \((y_0, y_1, \ldots, y_{15})\), the result at position \(i\) is \(x_i \mod 32\). Here \(x_{16}\) through \(x_{31}\) are taken to be 0.

**PMULHRSW** This gives the rounded higher word of the product of two signed words in each of 8 positions. [SSE2 only has PMULHW for higher word of the product.]

The source register xmm (j) can usually be replaced by a 16-byte-aligned memory region. The interested reader is referred to Intel’s manual for further information on optimizing for the x86-64 architecture [26]. To our best knowledge SSE4 do not improve the matter greatly for us, so we skip their descriptions here.

### 3.3 Speeding Up in \(F_{16}\) and \(F_{256}\) via PSHUFB

**PSHUFB** enables us to do 16 simultaneous look-ups at the same time in a table of 16. The basic way it helps with \(F_{16}\) and \(F_{256}\) arithmetic is by speeding up multiplication of a vector \(v\) by a scalar \(a\).

We will use the following notation: if \(i, j\) are two bytes (in \(F_{256}\)) or nybbles (in \(F_{16}\)), each representing a field element, then \(i \times j\) will be the byte or nybble representing their product in the finite field.

**\(F_{16}\), \(v\) is unpacked, 1 entry per byte:** Make a table \(TT\) of 16 entries, each 128 bits, where the \(i\)-th entry contains \(i \times j\) in byte \(j\). Load \(TT[a]\) into xmm (\(i\)), and do “PSHUFB xmm (\(i\)), \(v\)”.

**\(F_{16}\), \(v\) 2-packed per byte or \(F_{16}\), a 2-packed:** Similar with shifts and ORs.

**\(F_{256}\):** Use two \(256 \times 128\)-bit tables, for products of any byte-value by bytes \([0x00, 0x10, \ldots, 0xF0]\) and \([0x00, 0x01, \ldots, 0x0F]\). One AND, one shift, 2 PSHUFBs, and one OR dispatches 16 multiplications.

**Solving a Matrix Equation:** We can speed up Gaussian elimination a lot on fast row operations. Note: Both SSSE3 and bit-slicing require column-first matrices for matrix-vector multiplication and evaluating MPKCs’ public maps.

**Evaluating public maps:** We can do \(z_k = \sum_i w_i \left[ P_{ik} + Q_{ik} w_i + \sum_{i<j} R_{ijk} w_j \right] \).

But on modern processors it is better to compute \(c := [(w_i)_i, (w_i w_j)_{i \leq j}]^T\), then \(z\) as a product of a \(m \times n(n + 3)/2\) matrix (public key) and \(c\).

In theory, it is good to bit-slice in \(F_{16}\) when multiplying a scalar to a vector that is a multiple of 64 in length. Our tests show bit-slicing a \(F_{16}\) scalar-to-64-long-vector to take a tiny bit less than 60 cycles on a core of a newer (45nm) Core 2 CPU. The corresponding PSHUFB code takes close to 48 cycles. For 128-long vectors, we can still bit-slice using xmm registers. It comes out to around 70 cycles with bit-slicing, against 60 cycles using PSHUFB. This demonstrate the usefulness of SSSE3 since these should be optimal cases for bit-slicing.
4 Arithmetic in Odd Prime Field $\mathbb{F}_q$

4.1 Data Conversion between $\mathbb{F}_2$ and $\mathbb{F}_q$

The first problem with MPKCs over odd prime fields is the conversion between binary and base-$q$ data. Suppose the public map is $P : \mathbb{F}_q^n \rightarrow \mathbb{F}_q^m$. For digital signatures, we need to have $q^m > 2^\ell$, where $\ell$ is the length of the hash, so that all hash digests of the appropriate size fit into $\mathbb{F}_q$ blocks. For encryption schemes that pass an $\ell$-bit session key, we need $q^n > 2^\ell$.

Quadword (8-byte) unsigned integers in $[0, 2^{64} - 1]$ fit decently into 13 blocks in $\mathbb{F}_{31}$. So to transfer 128-, 192-, and 256-bit AES keys, we need at least 26, 39, and 52 $\mathbb{F}_{31}$ blocks, respectively.

Packing $\mathbb{F}_q$-blocks into binary can be more “wasteful” in the sense that one can use more bits than necessary, as long as the map is injective and convenient to compute. For example, we have opted for a very simple packing strategy in which every three $\mathbb{F}_{31}$ blocks are fit in a 16-bit word.

4.2 Basic Arithmetic Operations and Inversion Mod $q$

$\mathbb{F}_q$ operations for odd prime $q$ uses many modulo-$q$. We almost always replace slow division instructions with multiplication as follows.

**Proposition 1** ([23]). If $2^{n+\ell} \leq Md \leq 2^{n+\ell} + 2^\ell$ for $2^{\ell-1} < d < 2^\ell$, then $\left\lfloor \frac{X}{d} \right\rfloor = \left\lfloor 2^{-\ell} \left\lfloor \frac{XM}{2^n} \right\rfloor + X \right\rfloor$ for $0 \leq X < 2^n$.

An instruction giving “top $n$ bits of product of $n$-bit integers $x, y$” achieves $\lfloor \frac{xy}{2^n} \rfloor$ and thus can be used to implement division by multiplication. E.g., when we take $n = 64$, $\ell = 5$, and $d = 31$, $Q = \left\lfloor \frac{1}{32} \left( \left\lfloor \frac{5950562604424243601}{2^{64}} \right\rfloor + x \right) \right\rfloor = x \div 31$, $R = x - 31Q$, for an unsigned integer $x < 2^{64}$. Note often $M > 2^n$ as here.

Inverting one element in $\mathbb{F}_q$ is usually via a look-up table. Often we need to invert simultaneously many $\mathbb{F}_q$ elements. As described later, we vectorize most arithmetic operations using SSE2 and hence need to store the operands in $\text{xmm}$ registers. Getting the operands between $\text{xmm}$ and general-purpose registers for table look-up is very troublesome. Instead, we can use a $(q-2)$-th power (“patched inverse”) to invert a vector. For example, the following raises to the 29-th to find multiplicative inverses in $\mathbb{F}_{31}$ using 16-bit integers ($\text{short int}$):

\[
y = x \times x \times x \mod 31; \quad y = x \times y \times y \mod 31; \quad y = y \times y \mod 31; \quad y = x \times y \times y \mod 31.
\]

Finally, if SSSE3 is available, inversion in a $\mathbb{F}_q$ for $q < 16$ is possible using one $\text{PSHUFB}$, and for $16 < q \leq 31$ using two $\text{PSHUFB}$’s and some masking.

Overall, the most important optimization is avoiding unnecessary modulo operations by delaying them as much as possible. To achieve this goal, we need to carefully track operand sizes. SSE2 uses fixed 16- or 32-bit operands for most of its integer vector operations. In general, the use of 16-bit operands, either signed or unsigned, gives the best trade-off between modulo reduction frequency (wider operands allow for less frequent modulo operations) and parallelism (narrower operands allow more vector elements packed in an $\text{xmm}$ register).
4.3 Vectorizing Mod $q$ Using SSE2

Using vectorized integer add, subtract, and multiply instructions provided by SSE2, we can easily execute multiple integer arithmetic operations simultaneously. A problem is how to implement vectorized modulo operations (cf. Sec. 4.2). While SSE2 does provide instructions returning the upper word of a 16-by-16-bit product, there are no facilities for carries, and hence it is difficult to guarantee a range of size $q$ for a general $q$. It is then important to realize that we do not always need the tightest range. Minus signs are okay, as long as the absolute values are relatively small to avoid non-trivial modulo operations.

- If $\text{IMULHI} b$ returns “the upper half in a signed product of two $b$-bit words”, $y = x - q \cdot \text{IMULHI} b \left( \left\lfloor \frac{2b}{q} \right\rfloor, (x + \left\lfloor \frac{q - 1}{2} \right\rfloor) \right)$ will return a value $y \equiv x \pmod{q}$ such that $|y| \leq q$ for $b$-bit word arithmetic, where $-2^{b-1} \leq x \leq 2^{b-1} - (q - 1)/2$.
- For $q = 31$ and $b = 16$, we do better finding $y \equiv x \pmod{31}$, $-16 \leq y \leq 15$, for any $32768 \leq x \leq 32752$ by $y = x - 31 \cdot \text{IMULHI} 16 (2114, x + 15)$. Here IMULHI16 is implemented via the Intel intrinsic of $\_\_\text{mm}_\text{mulhi}_\text{epi16}$.
- For I/O in $\mathbb{F}_{31}$, the principal value between 0 and 30 is $y' = y - 31 \& (y \gg 15)$, where $\&$ is the logical AND, and $\gg$ arithmetically shifts in the sign bit.
- When SSSE3 is available, rounding with $\text{PMULHRSW}$ is faster.

4.4 Matrix-Vector Multiplication and Polynomial Evaluation

Core 2 and newer Intel CPUs have SSSE3 and can add horizontally within an $\text{xmm}$ register, c.f., Sec. 3.2. Specifically, the matrix $M$ can be stored row-major. Each row is multiplied component-wise to the vector $v$. Then $\text{PHADDW}$ can add horizontally and arrange the elements at the same time. Surprisingly, this convenience only makes at most a 10% difference for $q = 31$.

If we are restricted to using just SSE2, then it is advisable to store $M$ in the column-major order and treat the matrix-to-vector product as taking a linear combination of the column vectors. For $q = 31$, each 16-bit component in $v$ is copied eight times into every 16-bit word in an $\text{xmm}$ register using an $\_\_\text{mm}_\text{set1}$ intrinsic, which takes three data-moving (shuffle) instructions, but still avoids the penalty for accessing the L1 cache. Finally we multiply this register into one column of $M$, eight components at a time, and accumulate.

Public maps are evaluated as in Sec. 3.3 except that we may further exploit $\text{PMADDWD}$ as mentioned in Sec. 1.2, which computes $(x_0 y_0 + x_1 y_1, x_2 y_2 + x_3 y_3, x_4 y_4 + x_5 y_5, x_6 y_6 + x_7 y_7)$ given $(x_0, \ldots, x_7)$ and $(y_0, \ldots, y_7)$. We interleave one $\text{xmm}$ with two monomials (32-bit load plus a single $\_\_\text{mm}_\text{set1}$ call), load a $4 \times 2$ block in another, $\text{PMADDWD}$, and continue in 32-bits until the eventual reduction mod $q$. This way we are able to save a few mod-$q$ operations.

The Special Case of $\mathbb{F}_{31}$: We also pack keys (c.f., Sec. 4.1) so that the public key is roughly $mn(n + 3)/3$ bytes, which holds $mn(n + 3)/2 \mathbb{F}_{31}$ entries. For $\mathbb{F}_{31}$, we avoid writing the data to memory and execute the public map on the fly as we unpack to avoid cache contamination. It turns out that it does not slow things down too much. Further, we can do the messier 32-bit mod-$q$ reduction without $\_\_\text{mm}_\text{mulhi}_\text{epi32}$ via shifts as $2^5 = 1 \pmod{32}$. 
4.5 Solving Systems of Linear Equations

Solving systems of linear equations are involved directly with TTS and Rainbow, as well as indirectly in others through taking inverses. Normally, one runs a Gaussian elimination, where elementary row operations can be sped up by SSE2.

However, during a Gaussian elimination, one needs frequent modular reductions, which rather slows things down from the otherwise expected speed. Say we have an augmented matrix $[A|b]$ modulo 31 in row-major order. Let us do elimination on the first column. Each entry in the remaining columns will now be of size up to about 1000 ($31^2$), or 250 if representatives are between $\pm 16$.

To eliminate on the second column, we must reduce that column mod 31 before looking up the correct multipliers. Note that reducing a single column by table look-up is no less expensive than reducing the entire matrix when the latter is not too large due to the overhead associated with moving data in and out of the xmm registers, so we end up reducing the entire matrix many times.

We can switch to an iterative method like Wiedemann or Lanczos. To solve by Wiedemann an $n \times n$ system $Ax = b$, one computes $zA^ib$ for $i = 1 \ldots 2n$ for some given $z$. Then one computes the minimal polynomial from these elements in $\mathbb{F}_q$ using the Berlekamp-Massey algorithm.

It looks very counter-intuitive, as a Gaussian elimination does around $n^3/3$ field multiplications but Wiedemann takes $2n^3$ for a dense matrix for the matrix-vector products, plus extra memory/time to store the partial results and run Berlekamp-Massey. Yet in each iteration, we only need to reduce a single vector, not a whole matrix. That is the key observation and the tests show that Wiedemann is significantly faster for convenient sizes and odd $q$. Also, Wiedemann outperforms Lanczos because the latter fails too often.

5 Arithmetic in $\mathbb{F}_{q^k}$

In a “big-field” or “two-field” variant of MPKC, we need to handle $\mathbb{L} = \mathbb{F}_{q^k} \cong \mathbb{F}_q[t]/(p(t))$, where $p$ is an irreducible polynomial of degree $k$. It is particularly efficient if $p(t) = t^k - a$ for a small positive $a$, which is possible $k|(q - 1)$ and in a few other cases. With a convenient $p$, the map $X \mapsto X^q$ in $\mathbb{L}$, becomes an easy precomputable linear map over $\mathbb{K} = \mathbb{F}_q$. Multiplication, division, and inversion all become much easier. See some example timing for such a tower field in Tab. 1.

<table>
<thead>
<tr>
<th>Microarchitecture</th>
<th>MULT</th>
<th>SQUARE</th>
<th>INV</th>
<th>SQRT</th>
<th>INV+SQRT</th>
</tr>
</thead>
<tbody>
<tr>
<td>C2 (65nm)</td>
<td>234</td>
<td>194</td>
<td>2640</td>
<td>4693</td>
<td>6332</td>
</tr>
<tr>
<td>C2+ (45nm)</td>
<td>145</td>
<td>129</td>
<td>1980</td>
<td>3954</td>
<td>5244</td>
</tr>
<tr>
<td>K8 (Athlon 64)</td>
<td>397</td>
<td>312</td>
<td>5521</td>
<td>8120</td>
<td>11646</td>
</tr>
<tr>
<td>K10 (Phenom)</td>
<td>242</td>
<td>222</td>
<td>2984</td>
<td>5153</td>
<td>7170</td>
</tr>
</tbody>
</table>

Table 1. Cycle counts for various $\mathbb{F}_{3118}$ arithmetic operations using SSE2
5.1 Multiplication and the S:M (Square:Multiply) Ratio

When \( F_{q^k} \cong F_q[t]/(t^k - a) \), a straightforward way to multiply is to copy each \( x_i \) eight times, multiply by the correct \( y_j \)'s using PMULLW, and then shift the result by the appropriate distances using PALIGNR (if SSSE3 is available) or unaligned load/stores/shifts (otherwise), depending on the architecture and compiler. For some cases we need to tune the code. E.g., for \( F_{31^9} \), we multiply the \( x \)-vector by \( y_8 \) and the \( y \)-vector by \( x_8 \) with a convenient \( 8 \times 8 \) pattern remaining.

For very large fields, we can use Karatsuba [28] or other more advanced multiplication algorithms. E.g., \( F_{31^{30}} := F_{31^{15}}[u]/(u^2 - t)F_{31^{15}} = F_{31}[t]/(t^{15} - 3) \). Then \( (a_1u + a_0)(b_1u + b_0) = [(a_1 + a_0)(b_1 + b_0) - a_1b_1 - a_0b_0]u + [a_1b_1t + a_0b_0] \).

Similarly, we treat \( F_{31^{18}} \) as \( F_{31^{18}}[u]/(u^3 - t) \), where \( F_{31^{18}} = F_{31}[t]/(t^{18} - 3) \). Then

\[
\begin{align*}
(a_2u^2 + a_1u + a_0)(b_2u^2 + b_1u + b_0) &= [(a_2 + a_0)(b_2 + b_0) - a_2b_2 - a_0b_0 + a_1b_1]u^2 \\
&+ [(a_1 + a_0)(b_1 + b_0) - a_1b_1 - a_0b_0 + ta_2b_2]u + [t((a_2 + a_1)(b_2 + b_1) - a_1b_1 - a_2b_2) + a_0b_0].
\end{align*}
\]

For ECC, often the rule-of-thumb is “S=0.8M”. Here the S:M ratio ranges from 0.75 to 0.92 for fields in the teens of \( F_{31} \)-blocks depending on architecture.

5.2 Square and Other Roots

Today there are many ways to compute square roots in a finite field [3]. For field sizes \( q = 4k + 3 \), it is easy to compute the square root in \( F_q \) via \( \sqrt{g} = \pm y^{2k+1} \).

Here we implement the Tonelli-Shanks method for \( 4k + 1 \) field sizes, as working with a fixed field we can include pre-computed tables with the program “for free.”

To recap, assume that we want to compute square roots in the field \( \mathbb{L} \), where \(|\mathbb{L}| - 1 = 2^k a \), with \( a \) being odd.

0. Compute a primitive solution to \( g^{2k} = 1 \) in \( \mathbb{L} \). We only need to take a random \( x \in \mathbb{L} \) and compute \( g = x^a \), and it is almost even money (i.e., \( x \) is a non-square) that \( g^{2k-1} = -1 \), which means we have found a correct \( g \). Start with a pre-computed table of \( (j, g^j) \) for \( 0 \leq j < 2^k \).

1. We wish to compute an \( x \) such that \( x^2 = y \). First compute \( v = y^{2^k-1} \).

2. Look up in our table of \( 2^k \)-th roots \( yv^2 = y^a = g^j \). If \( j \) is odd, then \( y \) is a non-square. If \( j \) is even, then \( x = \pm vyq^{2^k-1} \) because \( x^2 = y(yv^2g^{-j}) = y \).

Since we implemented mostly mod 31, for \( F_{31^k} \) taking a square root is easy when \( k \) is odd and not very hard when \( k \) is even. For example, via fast \( 31^k \)-th powers, in \( F_{31^9} \) we take square roots by raising to the \( \frac{1}{4} (31^9 + 1) \)-th power

\[
\begin{align*}
i. \ &\text{temp1} := (((\text{input})^2)^2)^2, \quad ii. \ &\text{temp2} := (\text{temp1})^2 * ((\text{temp1})^2)^2, \\
iii. \ &\text{temp2} := [\text{temp2} * ((\text{temp2})^2)^2]^{31}, \quad iv. \ &\text{temp2} := \text{temp2} * (\text{temp2})^{31}, \\
v. \ &\text{result} := \text{temp1} * \text{temp2} * ((\text{temp2})^{31})^{31};
\end{align*}
\]
5.3 Multiplicative Inverse

There are several ways to do multiplicative inverses in $\mathbb{F}_{q^k}$. The classical one is an extended Euclidean Algorithm; another is to solve a system of linear equations; the last one is to invoke Fermat’s little theorem and raise to the power of $q^k - 2$.

For our specialized tower fields of characteristic 31, the extended Euclidean Algorithm is slower because after one division the sparsity of the polynomial is lost. Solving every entry in the inverse as a variable and running an elimination is about 30% better. Even though it is counter-intuitive to compute $X^{31^{15} - 2}$ to get $1/X$, it ends up fastest by a factor of 2 to 3.

Finally, we note that when we compute $\sqrt{X}$ and $1/X$ as high powers at the same time, we can share some exponentiation and save 10% of the work.

5.4 Equation Solving in an Odd-Characteristic Field $\mathbb{L} = \mathbb{F}_{q^k}$

Cantor-Zassenhaus solves a univariate degree-$d$ equation $u(X) = 0$ as follows. The work is normally cubic in $\mathbb{L}$-multiplications and quintic in $(d, k, \lg q)$ overall.

1. Replace $u(X)$ by $\gcd(u(X), X^{q^k} - X)$ so that $u$ factors completely in $\mathbb{L}$.
   (a) Compute and tabulate $X^d \mod u(X), \ldots, X^{2d-2} \mod u(X)$.
   (b) Compute $X^q \mod u(X)$ via square-and-multiply.
   (c) Compute and tabulate $X^{qi} \mod u(X)$ for $i = 2, 3, \ldots, d - 1$.
   (d) Compute $X^{q^i} \mod u(X)$ for $i = 2, 3, \ldots, k$, then $X^{q^k} \mod u(X)$.
2. Compute $\gcd\left(v(X)^{(q^k-1)/2} - 1, u(X)\right)$ for a random $v(X)$, where $\deg v = \deg u - 1$; half of the time we find a nontrivial factor; repeat till $u$ is factored.

6 Experiment Results

Clearly, we need to avoid too large $q$ (too many reductions mod $q$) and too small $q$ (too large arrays). The choice of $q = 31$ seems the best compromise, since it also allows us several convenient tower fields and easy packing conversions (close to $2^5 = 32$). This is verified empirically.

Some recent implementations of MPKCs over $\mathbb{F}_{2^k}$ are tested by Chen et al. [8] We choose the following well-known schemes for comparison: HFE (an encryption scheme); pFLASH, 3IC-p, and Rainbow/TTS (all signature schemes). We summarize the characteristics and performances, measured using SUPERCOP-20090408 on an Intel Core 2 Quad Q9550 processor running at 2.833 GHz, of these MPKCs and their traditional competitors in Tab. [2] The current MPKCs are over odd-characteristic fields except for pFLASH, which is over $\mathbb{F}_{16}$. The table is divided into two regions: top for encryption schemes and bottom for signature schemes, with the traditional competitors (1024-bit RSA and 160-bit ECC) listed first. The results clearly indicate that MPKCs can take advantage of the latest x86 vector instructions and hold their speeds against RSA and ECC.

Tab. [3] shows the speeds of the private maps of the MPKCs over binary vs. odd fields on various x86 microarchitectures. As in Tab. [4] the C2 microarchitecture
Table 2. Current MPKCs vs. traditional competitors on an Intel C2Q Q9550

<table>
<thead>
<tr>
<th>Scheme</th>
<th>Result</th>
<th>PubKey</th>
<th>PriKey</th>
<th>KeyGen</th>
<th>PubMap</th>
<th>PriMap</th>
</tr>
</thead>
<tbody>
<tr>
<td>RSA (1024 bits)</td>
<td>128 B</td>
<td>128 B</td>
<td>1024 B</td>
<td>27.2 ms</td>
<td>26.9 μs</td>
<td>806.1 μs</td>
</tr>
<tr>
<td>4HFE-p (31,10)</td>
<td>68 B</td>
<td>23 KB</td>
<td>8 KB</td>
<td>4.1 ms</td>
<td>6.8 μs</td>
<td>659.7 μs</td>
</tr>
<tr>
<td>3HFE-p (31,9)</td>
<td>67 B</td>
<td>7 KB</td>
<td>5 KB</td>
<td>0.8 ms</td>
<td>2.3 μs</td>
<td>60.5 μs</td>
</tr>
<tr>
<td>RSA (1024 bits)</td>
<td>128 B</td>
<td>128 B</td>
<td>1024 B</td>
<td>26.4 ms</td>
<td>22.4 μs</td>
<td>813.5 μs</td>
</tr>
<tr>
<td>ECDSA (160 bits)</td>
<td>40 B</td>
<td>40 B</td>
<td>60 B</td>
<td>0.3 ms</td>
<td>409.2 μs</td>
<td>357.8 μs</td>
</tr>
<tr>
<td>C∗-p (pFLASH)</td>
<td>37 B</td>
<td>72 KB</td>
<td>5 KB</td>
<td>28.7 ms</td>
<td>97.9 μs</td>
<td>473.6 μs</td>
</tr>
<tr>
<td>3IC-p (31,18,1)</td>
<td>36 B</td>
<td>35 KB</td>
<td>12 KB</td>
<td>4.2 ms</td>
<td>11.7 μs</td>
<td>256.2 μs</td>
</tr>
<tr>
<td>Rainbow (31,24,20,20)</td>
<td>43 B</td>
<td>57 KB</td>
<td>150 KB</td>
<td>120.4 ms</td>
<td>17.7 μs</td>
<td>70.6 μs</td>
</tr>
<tr>
<td>TTS (31,24,20,20)</td>
<td>43 B</td>
<td>57 KB</td>
<td>16 KB</td>
<td>13.7 ms</td>
<td>18.4 μs</td>
<td>14.2 μs</td>
</tr>
</tbody>
</table>

Table 3. MPKC private map timings in kilocycles on various x86 microarchitectures

<table>
<thead>
<tr>
<th>Scheme</th>
<th>Atom</th>
<th>C2</th>
<th>C2+</th>
<th>K8</th>
<th>K10</th>
</tr>
</thead>
<tbody>
<tr>
<td>4HFE-p (31,10)</td>
<td>4732</td>
<td>2703</td>
<td>2231</td>
<td>8059</td>
<td>2890</td>
</tr>
<tr>
<td>3HFE-p (31,9)</td>
<td>528</td>
<td>272</td>
<td>230</td>
<td>838</td>
<td>259</td>
</tr>
<tr>
<td>C∗-p (pFLASH)</td>
<td>7895</td>
<td>2400</td>
<td>2450</td>
<td>5010</td>
<td>3680</td>
</tr>
<tr>
<td>3IC-p (31,18,1)</td>
<td>2110</td>
<td>822</td>
<td>728</td>
<td>1550</td>
<td>1410</td>
</tr>
<tr>
<td>3IC-p (16,32,1)</td>
<td>1002</td>
<td>456</td>
<td>452</td>
<td>683</td>
<td>600</td>
</tr>
<tr>
<td>Rainbow (31,16,16,8,16)</td>
<td>191</td>
<td>62</td>
<td>51</td>
<td>101</td>
<td>120</td>
</tr>
<tr>
<td>Rainbow (16,24,24,20)</td>
<td>147</td>
<td>61</td>
<td>48</td>
<td>160</td>
<td>170</td>
</tr>
<tr>
<td>Rainbow (256,18,12,12)</td>
<td>65</td>
<td>27</td>
<td>22</td>
<td>296</td>
<td>211</td>
</tr>
<tr>
<td>TTS (31,24,20,20)</td>
<td>78</td>
<td>38</td>
<td>38</td>
<td>65</td>
<td>72</td>
</tr>
<tr>
<td>TTS (16,24,20,20)</td>
<td>141</td>
<td>61</td>
<td>65</td>
<td>104</td>
<td>82</td>
</tr>
<tr>
<td>TTS (256,18,12,12)</td>
<td>104</td>
<td>31</td>
<td>36</td>
<td>69</td>
<td>46</td>
</tr>
</tbody>
</table>

refers to the 65 nm Intel Core 2, C2+ the 45 nm Intel Core 2, K8 the AMD Athlon 64, and K10 the AMD Phenom processors. The results clearly indicate that even now MPKCs in odd-characteristic fields hold their own against prior MPKCs that are based in $\mathbb{F}_{2^k}$, if not generally faster, on various x86 microarchitectures.

7 Concluding Remarks

Given the results in Sec. 6 and the recent interest into the theory of algebraic attacks on odd-characteristic HFE, we believe that odd-field MPKCs merit more investigation. Furthermore, today’s FPGAs have many built-in multipliers and intellectual properties (IPs), as good integer multipliers are common for application-specific integrated circuits (ASICs). One excellent example of using the multipliers in FPGAs for PKCs is the work of Güneysu and Paar [24]. We believe our results can easily carry over to FPGAs as well as any other specialized hardware with a reasonable number of small multipliers. There are also a variety of massively parallel processor architectures, such as NVIDIA, AMD/ATI, and
Intel graphics processors coming. The comparisons herein must of course be re-evaluated with each new instruction set and new silicon implementation, but we believe that the general trend stands on our side.

Acknowledgements. CC thanks the National Science Council of Taiwan for support under grants NSC 97-2628-E-001-010- and Taiwan Information Security Center (grant 98-2219-E-011-001), BY for grant NSC 96-2221-E-001-031-MY3.

References


