Abstract
This chapter discusses the synthesis of purely combinational circuits, and how the logic optimization capabilities of synthesis tools can be used to control gate count and path delays through the logic. In the examples, the interaction of the ASIC library with the optimization tools will be illustrated along with the effect of the library’s rules for loading and wire delays.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1994 Springer Science+Business Media New York
About this chapter
Cite this chapter
Ott, D.E., Wilderotter, T.J. (1994). Combinational Logic and Optimization. In: A Designer’s Guide to VHDL Synthesis. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2303-8_8
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2303-8_8
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5143-4
Online ISBN: 978-1-4757-2303-8
eBook Packages: Springer Book Archive