A new implementation for cyclic and pipelined ADCs is presented in this chapter. A floatinghold- buffer is proposed which enables accurate addition of signal voltages without requiring precisely matching and linear components. A 1.5-bit algorithmic stage based on this floatinghold- buffer is presented and analysed in which voltage multiplication is replaced by voltage addition. The new technique is compared against existing techniques from the literature and the relative benefits are analysed.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2007 Springer
About this chapter
Cite this chapter
(2007). Capacitor Matching Insensitive High-Resolution Low-Power ADC Concept. In: Switched-Capacitor Techniques For High-Accuracy Filter And ADC Design. Analog Circuits And Signal Processing Series. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6258-2_9
Download citation
DOI: https://doi.org/10.1007/978-1-4020-6258-2_9
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-6257-5
Online ISBN: 978-1-4020-6258-2
eBook Packages: EngineeringEngineering (R0)