Skip to main content

CCSimP — An instruction-level costum-configurable processor for FPLDs

  • Reconfiguration Aspects
  • Conference paper
  • First Online:
Field-Programmable Logic Smart Applications, New Paradigms and Compilers (FPL 1996)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1142))

Included in the following conference series:

Abstract

New design methodologies, that will increase designer productivity and general quality of design, are necessary in order to utilise the power of FPLDs especially in embedded applications. One of the promissing ways is a merging of the hardware and software parts of a solution, where general processor cells become very important as the core of the software part of the solution, in the custom computing machine. In this paper we present a new processor which can easily be customised to the needs of specific applications and implemented in an FPLD. The new processor's core represents a processor with limited resources and a small instruction set which supports the execution of user-specified instructions in the attached functional units. User-specified application-specific instructions can use the processor's datapath resources or resources contained in the functional unit's datapath. A methodology for customisation of the processor's core is outlined and described.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Danecek J., Drapal F., Pluhacek A., Salcic Z., Servit M. A Simple Processor for Custom Computing Machines, Journal of Microcomputing Applications, Academic Press, 1995

    Google Scholar 

  2. Gal T., Agusa K., Ohno Y. Educational Purpose Microprocessor Implemented with User-Programmable Gate Arrays, Field Programmable Logic and Applications, Vienna 1992

    Google Scholar 

  3. Gruenbacher H., Jaud A. JAPROC — A 8-bit Micro Controller Design and its Test Environment, Field Programmable Logic and Applications, Vienna 1992

    Google Scholar 

  4. Salcic Z SimP — A Simple Custom-Configurable Processor Implemented in FPGA, Auckland University Dept. of EEE Internal Report, 1996

    Google Scholar 

  5. Salcic Z, Maunder B SimP — a Core for FPLD-based Custom-Configurable Processors, Accepted for Intn'l 1996 ASIC Conference-ASICON, Shanghai 1996

    Google Scholar 

  6. Wirthlin M J, Hutchings B L, Gilson K L The Nano Processor: a Low Resource Reconfigurable Processor, IEEE Workshop on FPGAs for Custom Computing Machines, 1994, IEEE Computer Soc. Press, 1994

    Google Scholar 

  7. Wirthlin M J, Hutchings A Dynamic Instruction Set Computer, IEEE Symposium on FPGAs for Custom Computing Machines, 1995

    Google Scholar 

  8. Wollan V. A Design Methodology Achieving Fast Development Cycles for Complex VLSI Architectures, EURO ASIC Conference, Paris 1993

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Reiner W. Hartenstein Manfred Glesner

Rights and permissions

Reprints and permissions

Copyright information

© 1996 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Salcic, Z., Maunder, B. (1996). CCSimP — An instruction-level costum-configurable processor for FPLDs. In: Hartenstein, R.W., Glesner, M. (eds) Field-Programmable Logic Smart Applications, New Paradigms and Compilers. FPL 1996. Lecture Notes in Computer Science, vol 1142. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-61730-2_30

Download citation

  • DOI: https://doi.org/10.1007/3-540-61730-2_30

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-61730-3

  • Online ISBN: 978-3-540-70670-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics