Abstract
Several programming methodologies based on high-level languages have been proposed for FPGA-based Custom Computing Machines (FCCMs). But most of these methods either use different languages for hardware and software specification, require the programmer to partition the system manually, or yield an unsatisfying speedup due to the limitations of a sequential input language. Furthermore, the existing systems are often limited to one FCCM architecture or to a specific application domain. This paper presents an integrated high-level language based programming approach for FCCMs which allows automatic partitioning and exploits hardware parallelism by synthesising pipelined circuits from parallel FOR-loops. Experiments with a modular prototype implementation designed for portability show the feasibility of this approach.
This work has been supported by the Deutsche Forschungsgemeinschaft, Graduiertenkolleg “Beherrschbarkeit komplexer Systeme”(GRK 209/2-96).
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
S. Guccione and M. J. Gonzalez. Classification and performance of reconfigurable architectures. In Field Programmable Logic and Applications; 5th International Workshop, Oxford, UK, September 1995.
M. Gokhale, W. Holmes, A. Kopser, S. Lucas, R. Minnich, D. Sweely, and D. Lopresti. Building and using a highly parallel programmable logic array. IEEE Computer, 24(1):81–89, January 1991.
P. M. Athanas and H. F. Silverman. Processor reconfiguration through instruction-set metamorphosis. Computer, 26(3):11–18, March 1993.
L. Agarwal, M. Wazlowski, and S. Ghosh. An asynchronous approach to efficient execution of programs on adaptive architectures utilizing FPGAs. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 101–110, Napa, California, April 1994.
M. Thornburg, S. Casselman, and J. Schewel. Engineers' Virtual Computer Users Guide — EVC1s. Virtual Computer Corporation, 1994.
M. J. Wirthlin and B. L. Hutchings. A dynamic instruction set computer. In P. Athanas and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 99–107, Napa, CA, April 1995.
M. Gokhale, A. Kopser, S. Lucas, and R. Minnich. The logic description generator. Technical Report SRC-TR-90-011, 1990.
P. Bertin and H. Touati. PAM programming environments: Practice and experience. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 133–138, Napa, CA, April 1994.
S. Guccione. Programming Fine-Grained Reconfigurable Architectures. PhD thesis, University of Texas at Austin, May 1995.
S. A. Guccione and M. J. Gonzalez. A data-parallel programming model for reconfigurable architectures. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 79–87, Napa, CA, April 1993.
S. Guccione and M. J. Gonzalez. Supercomputing with reconfigurable architectures. In Field Programmable Logic and Applications; 5th International Workshop, Oxford, UK, September 1995.
I. Page and W. Luk. Compiling occam into FPGAs. In FPGAs. International Workshop on Field Programmable Logic and Applications, pages 271–283, Oxford, UK, September 1991.
A. S. Wenban, J. W. O'Leary, and G. M. Brown. Codesign of communication protocols. Computer, pages 46–52, December 1993.
M. Gokhale and A. Marks. Automatic synthesis of parallel programs targeted to dynamically reconfigurable logic arrays. In Field Programmable Logic and Applications; 5th International Workshop, Oxford, UK, September 1995.
C. Iseli and E. Sanchez. A superscalar and reconfigurable processor. In Field Programmable Logic and Applications; 4th International Workshop, Prague, Czech Republic, September 1994.
R. Ernst, J. Henkel, and Th. Benner. Hardware-Software Cosynthesis for Microcontrollers. IEEE Design & Test of Computers, pages 64–75, December 1993.
A. Jantsch, P. Ellervee, J. Öberg, A. Hemani, and H. Tenhunen. A software oriented approach to hardware/software codesign. In Proc. of the Poster Session of CC'94 — Internat. Conf. on Compiler Construction, Technical Report, Dept. of Comp. and Inform. Science, Linköping Univ., Sweden, April 1994.
A. Jantsch, P. Ellervee, J. Öberg, A. Hemani, and H. Tenhunen. Hardware/software partitioning and minimizing memory interface traffic. In Proc. of European Design Automation Conf. '94. IEEE Computer Society Press, September 1994.
M. Weinhardt. Integer programming for partitioning in software oriented codesign. In Field Programmable Logic and Applications; 5th International Workshop, Oxford, UK, September 1995.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Weinhardt, M. (1996). Portable pipeline synthesis for FCCMs. In: Hartenstein, R.W., Glesner, M. (eds) Field-Programmable Logic Smart Applications, New Paradigms and Compilers. FPL 1996. Lecture Notes in Computer Science, vol 1142. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-61730-2_1
Download citation
DOI: https://doi.org/10.1007/3-540-61730-2_1
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-61730-3
Online ISBN: 978-3-540-70670-0
eBook Packages: Springer Book Archive