Abstract
Most of previous literatures predict the yield of fault-tolerant VLSI/WSI arrays first adopting the fault-free switching network, only considering the step of reconfiguration algorithm, and assuming that the steps of placement, routing and switch programming are all perfect. Consequently, this simplified yield estimation model may give quite misleading results. The main work of this paper is to propose an effective reconfiguration process which comprises the reconfiguration, placement, routing and switch programming algorithms and develop a thorough yield simulation tool for the proposed reconfiguration process and redundancy schemes. To be accurate, in our yield simulation, we take both the PE and switch failures into account. Therefore, our yield prediction model will provide more precise and meaningful data. This yield simulation tool can also offer the information of the performance degradation probability distribution, reconfiguration. placement, routing and switch programming algorithm survival probability, The yield simulation is performed to validate our redundancy schemes.
Preview
Unable to display preview. Download preview PDF.
References
A. L. Rosenberg: “The Diogenes approach to testable fault tolerant arrays of processors”. IEEE Transactions on Computers, C-32: pp. 902–910, October 1983.
A. S. M. Hassan and V.K. Agarwal: “A fault-tolerant modular architecture for binary trees”. IEEE Transactions on Computers, C-35: pp. 356–361, April 1986.
P. Banerjee, S.Y. Kuo, and W.K. Fuchs: “Reconfigurable Cube-Connected Cycles Architectures,” Proceedings of the IEEE International Fault-Tolerant Computing Symposium, pp. 286–291. 1986.
W.K. Fuchs, M.F. Chang, S.Y. Kuo, P. Mazumder, and C. Stunkel: “The Impact of Parallel Architecture Granularity on Yield,” in Yield Modeling and Defect Tolerance in VLSI, ed. by W. Moore et al., PP. 163–174, 1988.
Y. Y. Chen, Y.S. Shyu and C.H. Cheng: “An Effective Framework for Fault-Tolerant VLSI/WSI Arrays Based on Hybrid Redundancy Approach”, IEEE International Conference on Wafer-Scale Integration, PP. 153–162. 1994.
C. H. Stapper: “The effects of wafer to wafer density variations on integrated circuit defect and fault distributions”, IBM Jour. Research and Development, 29: pp. 87–89, Jan. 1985.
C. H. Stapper: “On yield, fault distribution, and clustering of particles”, IBM Jour. Research and Development, 30: pp. 326–338, May 1986.
M. Blatt: “Combining Switch and Site Yield for Soft-Configurable WSI”, proceedings of International Conference on Wafer Scale Integration, pp. 97–103, 1991.
A. Boubekeur, J-L Patry, G. Saucier: “Configuring a Wafer-Scale Two-Dimensional Array of Single-Bit Processors”, IEEE COMPUTER, pp. 29–39, Apr. 1992.
J-L Patry. G. Saucier: “Design of an universal switching network for reconfigurable 2D-arrays”, WAFER SCALE INTEGRATION III by M. Sami and F. Distante New York: Elsevier Science Publishers, pp. 377–391, 1990.
A. Boubekeur, J-L Patry, G. Saucier. M. Slimane-kadi, J. Trilhe: “A Full Experience of Designing a Wafer Scale 2D Array”, proceedings of International Conference on Wafer-Scale Integration, pp. 36–46. 1993.
Neil Weste. and Kamran Eshraghian: Principles of CMOS VLSI Design: A Systems Perspective, Addison-Wesley, 1993.
S. Y. Kung, S.N. Jean and C.W. Chang: “Fault-tolerant array processors using single-track switches”, IEEE Transactions on Computers, Vol. C-38, pp. 501–514, Apr. 1989.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1994 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Chen, YY., Cheng, CH., Chou, YC. (1994). An effective reconfiguration process for fault-tolerant VLSI/WSI array processors. In: Echtle, K., Hammer, D., Powell, D. (eds) Dependable Computing — EDCC-1. EDCC 1994. Lecture Notes in Computer Science, vol 852. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-58426-9_150
Download citation
DOI: https://doi.org/10.1007/3-540-58426-9_150
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-58426-1
Online ISBN: 978-3-540-48785-2
eBook Packages: Springer Book Archive