Skip to main content

On the testability of purely recursive digital filters

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 817))

Abstract

This paper presents a method for generating tests for purely recursive digital filters. Generally, these consist of modules such as adders, multipliers and memory elements that are interconnected to realize complex functions. Our approach uses regular propagating test sequences that deal with the inherent parallel form of these structures. We derive a test sequence for the application of test vectors from a predetermined single-cell test set to all the cells of an N th order filter. Reduced testing time is achieved by using pipelining in vector application. A full speed test sequence is considered with a minimal number of test vectors.

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. A. V. Oppenheim and R. W. Schafer, “Digital Signal Processing,” Englewood Cliffs, NJ: Prentice-Hall, 1975.

    Google Scholar 

  2. A. Vergis, “On the Testability of One-Dimensional ILA's for Multiple Sequential Faults,” IEEE Trans. Comput., vol. 41, pp. 906–916, Jul. 1992.

    MathSciNet  Google Scholar 

  3. A. Vergis and K. Steiglitz, “Testability conditions for bilateral arrays of combinational cells,” IEEE frans. Comput., vol. C-35, pp. 13–22, Jan. 1986.

    Google Scholar 

  4. A. D. Friedman, “Easily testable iterative systems,” IEEE Trans. Comput, vol. C-22, pp. 1061–1064, Dec. 1973.

    Google Scholar 

  5. S. Y. Kung, and S. N. Jean. A VLSI Array Compiler System (VACS) for Array Design, in VLSI Signal Processing III, IEEE Press, November 1988, pp. 495–508.

    Google Scholar 

  6. V. S. S. Nair and J. A. Abraham, “Real-number Codes for fault-tolerant matrix operations on processor arrays,” IEEE Trans. Comput., vol. 39, no. 4, pp. 426–435, Apr. 1990.

    Google Scholar 

  7. A. Chatterjee and M. A. d' Abreu, “The design of Fault-Tolerant Linear Digital State Variable Systems: Theory and Techniques,” IEEE Trans. Comput., vol. 42, no. 7, pp. 794–808, Jul. 1993.

    Google Scholar 

  8. S. Y. Kung, VLSI Array Processors. Englewood Cliffs Prentice Hall, 1988.

    Google Scholar 

  9. J. P. Shen and F. T. Ferguson, “The design of easily testable vlsi array multipliers,” IEEE Trans. Comput, vol. C-33, pp. 554–560, June 1984.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Costas Halatsis Dimitrios Maritsas George Philokyprou Sergios Theodoridis

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Vergis, A., Verykios, V. (1994). On the testability of purely recursive digital filters. In: Halatsis, C., Maritsas, D., Philokyprou, G., Theodoridis, S. (eds) PARLE'94 Parallel Architectures and Languages Europe. PARLE 1994. Lecture Notes in Computer Science, vol 817. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-58184-7_92

Download citation

  • DOI: https://doi.org/10.1007/3-540-58184-7_92

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-58184-0

  • Online ISBN: 978-3-540-48477-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics