Skip to main content
SpringerLink
Log in
Book cover

International Conference on Parallel Architectures and Languages Europe

PARLE 1993: PARLE '93 Parallel Architectures and Languages Europe pp 610–621Cite as

Performance evaluation of WASMII: a data driven computer on a virtual hardware

  • Paper Sessions
  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 694))

Abstract

The virtual hardware has proposed to realize a large digital circuit with a small real hardware by using an extented Field Programmable Gate Array(FPGA). Several configuration RAM modules are provided inside the FPGA chip, and the configuration of the gate array can be rapidly changed by replacing the active module. Configuration data is transferred to an unused configuration RAM module from an off-chip backup RAM.

A novel computation mechanism(WASMII), which executes a target dataflow graph directly, is proposed based on the virtual hardware. A WASMII chip consists of the expended FPGA on virtual hardware and the additional mechanism to replace configuration RAM modules in the data driven manner. Configuration data is preloaded by the order which is assigned in advance with a static scheduling. By connecting a number of WASMII chips, a highly parallel system can be easily constructed.

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. XILINX Corp.: Programmable gate array's data book. (1992)

    Google Scholar 

  2. Mitugi, S.: Rotarly computer and virtual circut. Proc. Annual Convention IPS Japan 44 (1992) 6–109

    Google Scholar 

  3. Amano, H., Zhou L., Gaye, K.: SSS (Simple Serial Synchronized)-MIN: a novel multi stage interconnection architecture for multiprocessors. Proc. IFIP Congress 20 (1992)

    Google Scholar 

  4. Ling, X.-P.: ODESSA: a OrDinary partical Equition Solving System by Analyzing on a sparse matrix parallel processing system (SM)2. The M.D. thesis at Keio Univ. (1987)

    Google Scholar 

  5. Ling, X.-P., Amano, H.: A static scheduling system for a parallel machine (SM)2 — II. Proc. Conf. PARLE I LNCS 365 (1989) 118–135

    Google Scholar 

  6. Ling, X.-P., Amano, H., Anzai, Y.: An application of preprocessing system LS-M on a parallel computer (SM)2-II—A Leaning Model. Proc. JSPP (1990) 401–408

    Google Scholar 

  7. Miyazaki, J., Amano, H., Aiso, H.: MANJI: A parallel machine for production system. Proc. Annual Hawaii Inter. Conf. System Sci. 20 (1987) 236–245

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Faculty of Science and Technology, Keio University, Japan

    Xiao -ping Ling & Hideharu Amano

Authors
  1. Xiao -ping Ling
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Hideharu Amano
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Arndt Bode Mike Reeve Gottfried Wolf

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Ling, X.p., Amano, H. (1993). Performance evaluation of WASMII: a data driven computer on a virtual hardware. In: Bode, A., Reeve, M., Wolf, G. (eds) PARLE '93 Parallel Architectures and Languages Europe. PARLE 1993. Lecture Notes in Computer Science, vol 694. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-56891-3_49

Download citation

  • DOI: https://doi.org/10.1007/3-540-56891-3_49

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-56891-9

  • Online ISBN: 978-3-540-47779-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation