Abstract
In this paper, we propose a Petri nets modeling approach to support the design of pipelined processors. During the design process from instruction set to register transfer level (RTL), Petri nets are well suited to organize designer's ideas, illustrate processor structures, and present pipeline activities graphically. Early simulation helps error detection and evolution of the design. We first introduce how a block diagram may be modeled in marked timed Petri nets. The dynamic behavior of the model is then studied. Many pipeline design problems are directly visible from the simulation results. Rules for the assignment of initial markings of Petri Nets for synchronous circuits are given. Mapping Petri Net models to RTL models is shown. A RISC-like microprocessor with 30 instructions is used as an example.
This is a preview of subscription content, log in via an institution.
Preview
Unable to display preview. Download preview PDF.
References
W. Eder and H. Pristauz, “FUSE — A graphical simulation environment for pipelined designs”. In Proceedings of the 1992 European Simulation Multiconference (ESM 92), SCS June 1–3, 1992, pages 445–450.
John L. Hennessy, David A. Patterson, Computer architecture: A quantitative approach, 1990, Morgen Kaufmann Publishers, Inc.
M. Holliday and M. Vernon, “A generalized timed Petri Net model for performance analysis”. In Proceedings of the International Workshop on Timed Petri Nets, Torino, Italy, July 1–3, 1985, pages 181–190.
G. Jenning, “GRTL — A graphical platform for pipelined system design”. In Proceedings of the 1991 European Conference on Design Automation (EDAC 1991), IEEE February 25–28, 1991, pages 424–428.
K. Jesen, G. Rozenberg (Eds), High-level Petri Nets, theory and applications. Springer-Verlag 1991
Petr M. Kogge, The architecture of pipelined computers. 1981, Hemisphere Publishing Corporation.
T. Murata, “Petri Nets: properties, analysis and applications”. In Proceedings of the IEEE, Vol. 77, No. 4, April 1989, pages 541–580.
PIC 16C5x series EPROM-based 8-bit CMOS microcontrollers, Microchip Technology Inc.
R. R. Razouk, “The user of Petri Nets for modeling pipelined processors”. In Proceedings of the 25th Design Automation Conference, June 1988, pages 548–553.
C. L. Seitz. System Timing. In CMead & L.Conway, Introduction to VLSI Systems, Chapter 7, 1980, Addison-Wesley.
R. M. Shapiro, “Validation of a VLSI chip using hierarchical colored Petri Nets”. Microelectronics and Reliability, Special Issue on Petri Nets, Pergaman Press 1991.
Connie U. Smith, “Robust models for the performance evaluation of software/hardware designs”. In Proceedings of the International Workshop on Timed Petri Nets, Torino, Italy, July 1–3, 1985, pages 172–180.
VIEWLogic workview references, Viewlogic Systems, Inc., 1991.
The programmable gate array data book, Xilinx Inc., San Jose, 1991.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1993 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zhang, Q., Grünbacher, H. (1993). Petri Nets modeling in pipelined microprocessor design. In: Ajmone Marsan, M. (eds) Application and Theory of Petri Nets 1993. ICATPN 1993. Lecture Notes in Computer Science, vol 691. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-56863-8_70
Download citation
DOI: https://doi.org/10.1007/3-540-56863-8_70
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-56863-6
Online ISBN: 978-3-540-47759-4
eBook Packages: Springer Book Archive