Abstract
In the advanced Audio Video coding Standard (AVS), many efficient coding tools are adopted in motion compensation, such as new motion vector prediction, direct mode matching, variable block-sizes etc. However, these features enormously increase the computational complexity and the memory bandwidth requirement and make the traditional MV predictor more complicated. This paper proposes an efficient MV predictor architecture for both AVS and MPEG-2 decoder. The proposed architecture exploits the parallelism to accelerate the speed of operations and uses the dedicated design to optimize the memory access. In addition, it can reuse the on-chip buffer to support the MV error-resilience for MPEG-2 decoding. The design has been described in Verilog HDL and synthesized using 0.18μm CMOS cells library by Design Compiler. The circuit costs about 62k logic gates when the working frequency is set to 148.5MHz. This design can support the real-time MV predictor of HDTV 1080i video decoding for both AVS and MPEG-2.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
AVS working group official website, http://www.avs.org.cn
Information technology — Advanced coding of audio and video – Part 2: Video. AVS-P2 Standard draft (2005)
Information technology — general coding of moving picture and associated audio information: video. ITU Recommendation H.262 | ISO/IEC 13818-2 (MPEG-2) Standard draft (1994)
Information technology — coding of audio-visual objects - Part 2: visual. ISO/IEC 14496-2 (MPEG-4) Standard (2001)
Advanced video coding for generic audiovisual services. ITU-T Recommendation H.264 | ISO/IEC 14496-10 AVC Standard draft (2005)
Fan, L., Ma, S., Wu, F.: Overview of AVS Video Standard. In: 2004 IEEE International Conference on Multimedia and Expo, Taibei, China, pp. 423–426 (2004)
Wei-feng, H., Zhi-gang, M., Jin-xiang, W., Dao-fu, W.: Design and implementation of motion compensation for MPEG-4 AS profile streaming video decoding. In: Proceedings, 5th International Conference on ASIC, Beijing China, pp. 942–945 (2003)
Chien, C.-D., Chen, H.-C., Huang, L.-C., Guo, J.-I.: A Low-power Motion Compensation IP Core Design for MPEG-1/2/4 Video Decoding. In: IEEE International Symposium on Circuits and Systems, Kobe, Japan, pp. 4542–4545 (2005)
AVS1.0 part 2 reference software model. RM52r1 (2004)
MPEG2 codec, V1.2a. MPEG Software Simulation Group (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zheng, J., Di Wu, Deng, L., Xie, D., Gao, W. (2006). A Motion Vector Predictor Architecture for AVS and MPEG-2 HDTV Decoder. In: Zhuang, Y., Yang, SQ., Rui, Y., He, Q. (eds) Advances in Multimedia Information Processing - PCM 2006. PCM 2006. Lecture Notes in Computer Science, vol 4261. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11922162_49
Download citation
DOI: https://doi.org/10.1007/11922162_49
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-48766-1
Online ISBN: 978-3-540-48769-2
eBook Packages: Computer ScienceComputer Science (R0)