Skip to main content
SpringerLink
Log in

System Design Reuse

  • Chapter
System Level Design Model with Reuse of System IP

Abstract

System Intellectual Property reusability is becoming a subject of great emergence for research aiming to extend the concept of reuse much further from ad-hoc reuse, to out-of-the engineering group bounds, including know-how reuse. Such a reuse practice should be founded on unambiguous definitions of System Intellectual Property and Reuse, on a systematic reuse methodology and on consensus and standardization of the form of Intellectual Property exchange. In this chapter, we explore the definition of System Intellectual Property and Reuse, focus on the current practices of reuse in organizations, industry, standardization bodies and academia and present a set of reuse criteria that can form the basis for effective system IP reuse.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. VSIA SYSTEM LEVEL DESIGN DWG (2001). VSIA: System Level Design Model Taxonomy Document Version 2. Retrieved May 2003 from: http://www.vsi.org/library/datasheets/sld220ds.pdf

  2. SYDIC-Telecom WG1 (2002). SYDIC-Telecom: Glossary and Taxonomy Deliverable ND1.2 Release 2 version 1.0, Retrieved May 2003 from: http://www3.cti.ac.at/ecsi/ecsi/projects/sydic/store/welcome.asp?dir=WP1%20Glossary

  3. VSI, Virtual Socket Interface Alliance, 1996-. At http://www.vsi.org

  4. OMG, Object Management Group, 1998-. At: http://www.omg.org

  5. GSRC, Gigascale Silicon Research Center, 1998-. At: http://gigascale.org

  6. RAPID, Reusable Application Specific Intellectual Property Developer Initiative, At: http://www.rapid.org

  7. INCOSE, International Council On Systems Engineering, 1990-. At: http://www.incose.org

  8. SYDIC-Telecom, System Design Industrial Council of European Telecom Industries, 2000-. At: http://sydic.vitamib.com

  9. SRS, Semiconductor Reuse Standards, At:http://www.motorola.com/webapp/sps/site/prodsummary.jsp?code=SRSSTANDARDS&nodeId=01Bfq62638Kcmw

  10. Keating, M., and Bricaud, P, Reuse Methodology Manual for System-on-a-Chip Design, Kluwer Academic Publishers, Boston, 2002.

    Google Scholar 

  11. Behnam B, Babba K, Saucier G. IP Taxonomy, IP Searching in a Catalog. Proceedings of Conference on Design, Automation and Test in Europe; 1998 February; Paris. France.

    Google Scholar 

  12. Peixoto H, Jacome M, Royo A, Lopez J. The Design Space Layer: Supporting Early Design Space Exploration for Core-Based. Proceedings of Conference on Design, Automation and Test in Europe; 1999 March; Münich. Germany.

    Google Scholar 

  13. Reutter A, Rosentiel W. An Efficient Reuse System for Digital Circuit Design. Proceedings of Conference on Design, Automation and Test in Europe; 1999 March; Münich. Germany.

    Google Scholar 

  14. Girczyc E, Carlson S. Increasing design quality and engineering productivity through design reuse. Proceedings of 30th Design Automation Conference; 1993 June; Dallas. USA.

    Google Scholar 

  15. Gupta R.K., Zorian Y. Introduction to Core-based System Design. IEEE Design & Test of Computers 1997; 14(4): 15–25.

    Article  Google Scholar 

  16. Hunt M., Rowson J. Blocking in a system on a chip. IEEE Spectrum 1996; 33(11): 35–41.

    Article  Google Scholar 

  17. IEEE P1500 Working Group, 1995-. At: http://grouper.ieee.org/groups/1500/

  18. VSIA SYSTEM LEVEL DESIGN DWG (2000). System-Level Interface Behavioral Documentation Standard Version 1. Retrieved May 2003 from: http://www.vsi.org/library/specs/summary.htm

  19. Flynn D. AMBA: Enabling Reusable On-Chip Designs. IEEE Micro 1997; 17(4):20–27.

    Article  MathSciNet  Google Scholar 

  20. Vermeulen F, Reuse of System-Level Design Components in Data-Dominated Digital Systems. Katholike Universiteit Leuven: PhD Dissertation, 2002.

    Google Scholar 

  21. Chou P, Ortega P, Hines R, Partidge K, Borriello G. IPChinook: An Integrated IP-based Design Framework for Distributed Embedded Systems. Proceedings of Proceedings of the 36th ACM/IEEE Design Automation Conference; 1999 June; LA. USA.

    Google Scholar 

  22. Bolsens I., De Man H., Lin B., Van Rompaey K., Vercauteren S., Verkest D. Hardware/Software Co-Design of Digital Telecommunication Systems. IEEE Special issue on HW-SW Co-Design 1997; 85(3): 391–418.

    Google Scholar 

  23. Smith J, De Micheli G. Automated Composition of Hardware Components. Proceedings of the 35th ACM/IEEE Design Automation Conference; 1998 June; San Francisco. USA.

    Google Scholar 

  24. Madsen J, Hald B. An Approach to Interface Synthesis. Proceedings of the 8th International Symposium on System Synthesis; 1995 September; Cannes. France.

    Google Scholar 

  25. Madisetti V., Shen L. Interface Design for Core Based Systems. IEEE Design and Test of Computers 1997; 14(4):42–51.

    Google Scholar 

  26. Rowson J, Sangiovanni-Vincentelli A. Interface-based design. Proceedings of Proceedings of 34th ACM/IEEE Design Automation Conference; 1998 June; California. USA.

    Google Scholar 

  27. Brunel J, Kruijtzer W, Kneter H, Petrot F, Pasquier L, De Kock E, Smits W. COSY Communication IPs. Proceedings of Proceedings of 37th ACM/IEEE Design Automation Conference; 2000 June; California. USA.

    Google Scholar 

  28. Domer R, Gajski D. Reuse and Protection of Intellectual Property in the SpecC System. Proceedings of the 2000 conference on Asia and South Pacific design automation; 2000 January; Yokohama. Japan.

    Google Scholar 

  29. Karlsoon D, Eles P, Peng Z. Formal Verification in a Component-based Reuse Methodology. Proceedings of the 15th international Symposium on System Synthesis; 2002 October. Kyoto. Japan. New York: ACM Press, 2002.

    Google Scholar 

  30. Flake P, Davidmann S, Kelf D, Burish C. The IP Reuse Requirements for System Level Design Languages. Proceedings of International Property Conference; 2000 April; California. USA.

    Google Scholar 

  31. Givargis T, Vahid F, Henkel J. System-level Exploration for Pareto-optimal Configurations in Parameterized Systems-on-a-chip, Proceedings of IEEE/ACM International Conference on Computer Aided Design; 2001 November; San Jose. USA.

    Google Scholar 

  32. Chang, H, Cooke, L, Hunt, M, Martin, G, McNelly, A, Todd, L, Surviving the SoC Revolution: A Guide to Platform-Based Design, Boston: Kluwer Academic Publishers, 1999.

    Google Scholar 

  33. Martin G., Schirrmeister F. A Design Chain for Embedded Systems. IEEE Computer 2003; 35(3): 100–103.

    Google Scholar 

  34. Filippi E, Licciardi L, Montanaro A, Paolini M, Turolla M, Taliercio M. The Virtual chip set: a parametric IP library for system in a chip design; Proceedings of IEEE Custom Integrated Circuits Conference; 1998 June; California. United States.

    Google Scholar 

  35. Kreutser K., Mlik S., Newton R., Rabaey J., Sangiovanni-Vincentelli A. System Level Design: Orthogonalization of Concerns and Platform-Based Design. IEEE Transactions on Computer-Aided Design of Circuits and Systems 2002, 19(12):1523–1543.

    Google Scholar 

  36. Lidsky, D, The Conceptual-Level Design Approach to Complex Systems, University Of California Berkeley: PhD Dissertation, 1998.

    Google Scholar 

  37. F. Doucet and R. Gupta (2000). Microelectronic System-on-Chip Modeling using Objects and their Relationships. 1st Online Symposium for Electrical Engineers, Retrieved may 2003 from: http://www.ics.uci.edu/∼iesag/yaml/docs/osec.doc

  38. Givargis T, Vahid F. Incorporating Cores into System-Level Specification. Proceedings of 11th International Symposium on System Synthesis; 1998 December; Hsinchu. Taiwan.

    Google Scholar 

  39. Heuser O, Fiedler H. New Method for Reuse-Driven Design of Digital Cirtuits. Proceedings of IEEE Custom Integrated Circuits Conference; 1999 May; San Diego. USA.

    Google Scholar 

  40. Kission P., Jerraya A., Behavioral design allowing modularity and component reuse. Journal of Microelectronic Systems Integration 1997; 5(2): 67–83.

    Google Scholar 

  41. Schaumont P, Cmar R, Vernalde S, Engels M, Bolsens I. Hardware Reuse at the Behavioral Level. Proceedings of 36th ACM/IEEE Design Automation Conference; 1999 June; New Orleans. USA.

    Google Scholar 

  42. Bottger J, Agsteiner K, Monjau D, Schulze S. An Object-Oriented Model for Specification, Prototyping, Implementation and Reuse. Proceedings of Conference on Design, Automation and Test in Europe; 1998 February; Paris. France.

    Google Scholar 

  43. Oberg J, Kumar A, Jantsch A. An Object-Oriented Concept for Intelligent Library Functions. Proceedings of 11th International Conference on VLSI Design; 1998 January; Chenai. India.

    Google Scholar 

  44. Alexander, C, The Timeless Way of Building. New York: Oxford University Press, 1979.

    Google Scholar 

  45. Gamma, E, Helm, R, Johnson, R, Vlissides, J, Design Patterns: elements of reusable Object-oriented Software. Addison-Wesley, 1995.

    Google Scholar 

  46. Buschmann, F, Meunier, R, Rohnert, H, Sommerlad, P, Stal, M Pattern-Oriented Software Architecture-A System of Pattern, Wiley and Sons Ltd., 1996.

    Google Scholar 

  47. SYDIC-Telecom WG2 (2003). SYDIC-Telecom: System Design Conceptual Model SDCM, ND2 Release 2 version 2.0, Retrieved May 2003 from: http://www3.cti.ac.at/ecsi/ecsi/projects/sydic/store/welcome.asp?dir=WP2%20SDCM

  48. Voros N., Sanchez L., Alonso A., Birbas A., Jerraya A. Hardware/Software Co-design of Complex Embedded Systems: An approach using efficient process models, multiple formalism specification and validation via co-simulation. Journal of Design Automation for Embedded Systems 2003; 8:5–49.

    Google Scholar 

  49. Barna, C, Reuse Automation. FZI Forschungsbericht, 1999.

    Google Scholar 

  50. Oehler P, Vollarath I, Conradi P, Bergmann R. Are you READEE for IPs? Proceedings of 2nd GI/ITG/GMM Workshop of Reuse Techniques for VLSI Design; 1998 September; Karlsruhe. Germany.

    Google Scholar 

  51. Seepold, R, A Hardware Design Methodology with Special Emphasis on Reuse and Synthesis, University of Tubingen: PhD Thesis, 1997.

    Google Scholar 

  52. Reutter, A, Rechnergestutzte Wiederwendung Digitaler Schltungsmodule, University of Tubingen: PhD Thesis, 1999.

    Google Scholar 

  53. Smith J, De Michelli G. Polynomial Methods for Component Matching and Verification; Proceedings of International Conference on Computer Aided Design; 1998 November; San Jose. USA.

    Google Scholar 

  54. SYNOPSIS DESIGNWARE (2003), Retrieved May 2003 from: http://europe.synopsys.com/dialog/euro_compiler/issue17/synopsys1.html

  55. Passerone R, Rowson J, Sangiovanni-Vincentelli A. Automatic Synthesis of Interfaces between Incompatible Protocols. Proceedings of the 35th ACM/IEEE Design Automation Conference; 1998 June; San Francisco. USA.

    Google Scholar 

  56. Siegmund R, Mueller D. An Approach to Specification and Synthesis of adaptive Interfaces of reusable Hardware Modules. Proceedings of Forum on Design Languages; 1999 August; Lyon. France.

    Google Scholar 

  57. POLIS Berkeley Co-design Environment (2003), Retrieved May 2003 from: http://www-cad.eecs.berkeley.edu/Respep/Research/hsc/abstract.html

Download references

Author information

Authors and Affiliations

  1. INTRACOM S.A., Patras, Greece

    Nikolaos S. Voros

Authors
  1. Nikolaos S. Voros
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Itatel SpA, Milan, Italy

    Patrizia Cavalloro

  2. Alcatel Bell, Antwerp, Belgium

    Christophe Gendarme  & Jos van Sas  & 

  3. Nokia Research Center, Helsinki, Finland

    Klaus Kronlöf

  4. ECSI, Grenoble, France

    Jean Mermet

  5. VTT Electronics, Oulu, Finland

    Kari Tiensyrjä

  6. INTRACOM S.A., Patras, Greece

    Nikolaos S. Voros

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer Science + Business Media, Inc.

About this chapter

Cite this chapter

Voros, N.S. (2004). System Design Reuse. In: Cavalloro, P., et al. System Level Design Model with Reuse of System IP. Springer, Boston, MA. https://doi.org/10.1007/0-306-48733-0_7

Download citation

  • DOI: https://doi.org/10.1007/0-306-48733-0_7

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-7594-0

  • Online ISBN: 978-0-306-48733-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation