Abstract
This chapter introduces practical hardware design issues of a dual-execution processor (DEP) architecture targeted for embedded applications. The architecture is based on a dynamic switching mechanism which allows fast and safe switching between two execution entities at runtime. Several hardware optimization and design techniques are described in the following sections.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2010 Atlantis Press/World Scientific
About this chapter
Cite this chapter
Abdallah, A.B. (2010). Dual-Execution Processor Architecture for Embedded Computing. In: Multicore Systems On-Chip: Practical Software/Hardware Design. Atlantis Ambient and Pervasive Intelligence, vol 3. Atlantis Press. https://doi.org/10.2991/978-94-91216-33-6_5
Download citation
DOI: https://doi.org/10.2991/978-94-91216-33-6_5
Publisher Name: Atlantis Press
Online ISBN: 978-94-91216-33-6
eBook Packages: Computer ScienceComputer Science (R0)
