Skip to main content
SpringerLink
Log in

Can general purpose micro-processors simulate neural networks in real-time?

  • Artificial Neural Nets Simulation and Implementation
  • Conference paper
  • First Online:
Engineering Applications of Bio-Inspired Artificial Neural Networks (IWANN 1999)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1607))

Included in the following conference series:

  • 155 Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Ultrasparc user's manual—ultrai—ultraii. Technical report, Sun Microsystems. http://www.sun.com/microelectronics/manual/ultrasparc/802-7220-02.pdf.

    Google Scholar 

  2. Intel architecture software developer's manual, volume 1: Basic architecture. Technical report, Intel Corporation, 1997. http://developer.intel.com/design/pentium/manuals/24319001/pdf.

    Google Scholar 

  3. 1999. http://www.sun.com/microelectronics/roadmap/.

    Google Scholar 

  4. Peter Bannon. Alpha 21364: A scalabe single-chip smp. Compaq Computer Corporation, Shrewsbury, MA, October 1998.

    Google Scholar 

  5. R. O. Duda and P. E. Hart. Pattern Classification and Scene Analysis. John Wiley, New York, United States, 1973.

    Google Scholar 

  6. Bertrand Granado. Architecture des systèmes électroniques pour les réseaux de neurones—Conception d'une rétine connexionniste. PhD thesis, Université Paris XI, November 1998.

    Google Scholar 

  7. Bertrand Granado and Patrick Garda. Evaluation of cnaps neuro-computer for the simulation of mlps with recptive fields. In Proceedings of IWANN'97, Lanzarote—Canary Islands, Spain, June 1997.

    Google Scholar 

  8. Y. LeCun, B. Boser, J.S. Denker, D. henderson, R.E. Howard, W. hubbard, and L.J. Jackel. Handwritten digit recognition with a back-propagation network. In Neural Information Process and System, pages 396–404, 1990.

    Google Scholar 

  9. André Seznec and Thierry Lafage. Evolution des gammes de processeurs mips, dec alpha, powerpc, sparc, x86 et pa-risc. Technical Report 1110, Institut de Recherche en Informatique et Systè mes Aléatoires, 1996.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Laboratoire des Instruments et Systèmes Boîte 252, Université Pierre et Marie Curie, 4, place Jussieu, 75252, Paris Cedex 05

    Bertrand Granado, Lionel Lacassagne & Patrick Garda

Authors
  1. Bertrand Granado
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Lionel Lacassagne
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Patrick Garda
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

José Mira Juan V. Sánchez-Andrés

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Granado, B., Lacassagne, L., Garda, P. (1999). Can general purpose micro-processors simulate neural networks in real-time?. In: Mira, J., Sánchez-Andrés, J.V. (eds) Engineering Applications of Bio-Inspired Artificial Neural Networks. IWANN 1999. Lecture Notes in Computer Science, vol 1607. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0100468

Download citation

  • DOI: https://doi.org/10.1007/BFb0100468

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-66068-2

  • Online ISBN: 978-3-540-48772-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation