Skip to main content

Synthesis of synchronous sequential logic circuits from partial input/output sequences

  • Conference paper
  • First Online:
Book cover Evolvable Systems: From Biology to Hardware (ICES 1998)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1478))

Included in the following conference series:

Abstract

This work takes a different approach to synthesize a synchronous sequential logic circuit. The input of the synthesizer is a partial input/output sequence. This type of specification is not suitable for conventional synthesis methods. Genetic Algorithm (GA) was applied to synthesize the desired circuit that performs according to the input/output sequences. GA searches for circuits that represent the desired state transition function. Additional combination circuits that map states to the corresponding outputs are synthesized by conventional methods. The target of our synthesis is a type of registered Programmable Array Logic which is commercially available as GAL. We are able to synthesize various types of synchronous sequential logic circuit such as counter, serial adder, frequency divider, modulo-5 detector and parity checker.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Sentovich, E., Singh, K., Moon, C, Savoj, H., Brayton, R. and Sangiovanni-Vincentelli, A.: Sequential circuit design using synthesis and optimization. Proc. of Int. Conf. on Computer Design (1992)

    Google Scholar 

  2. Holland, J.: Adaptation in natural and artificial systems. MIT Press (1992)

    Google Scholar 

  3. Goldberg, D.: Genetic Algorithm in search, optimization and machine learning. Addison-Wesley(1989)

    Google Scholar 

  4. Fogel, L.: Autonomous Automata. Industrial Research 4 (1962) 14–19

    Google Scholar 

  5. Angeline, P., Fogel, D., Fogel, L.: A comparison of self-adaptation methods for finite state machine in dynamic environment. Evolution Programming V. L. Fogel, P. Angeline, T. Back (eds). MIT Press (1996) 441–449

    Google Scholar 

  6. Mizoguchi, J., Hemmi, H., Shimohara K.: Production Genetic Algorithms for automated hardware design through an evolutionary process. Proc. of the first IEEE Int. Conf. on Evolutionary Computation (1994) 661–664

    Google Scholar 

  7. Higuchi, T., Murakawa, M., Iwata, M., Kajitani, I., Liu, E., Salami, M.: Evolvable hardware at function level. Proc. of IEEE Int. Conf. on Evolutionary Computation. (1997) 187–192

    Google Scholar 

  8. Thompson A., Harvey, I., Husbands, P.: The natural way to evolve hardware. Proc. of IEEE Int. Conf. on Evolutionary Computation (1996) 35–40

    Google Scholar 

  9. Thompson, A.: An evolved circuit, intrinsic in silicon, entwined with physics. Proc. of the First Int. Conf. on Evolvable Systems: From Biology to Hardware (ICES96). Lecture Notes in Computer Sciences. Springer-Verlag (1997)

    Google Scholar 

  10. Winston, P.: Artificial Intelligence. Addison-Wesley (1992) 505–528

    Google Scholar 

  11. Syswerda, G.: Uniform crossover in Genetic Algorithms. Proc. of the Third Int. Conf. on Genetic Algorithms, J. D. Schaffer (ed). Morgan Kauffman (1989) 2–9

    Google Scholar 

  12. Feller, W.: An introduction to probability theory and its applications vol. I. Wiley (1968) 224–225

    Google Scholar 

  13. Koza, J.: Genetic Programming. MIT Press (1992)

    Google Scholar 

  14. Tomassini, M.: Evolutionary algorithms. Towards Evolvable Hardware. E. Sanchez and M. Tomassini (eds). vol. 1062 of Lecture Notes in Computer Science, Springer-Verlag, Heidelberg. (1996) 19–47

    Google Scholar 

  15. Sipper, M., Goeke, M., Mange, D., Stauffer, A., Sanchez, E., Tomassini, M.: The Firefly machine: Online evolware. Proc. of IEEE Int. Conf. on Evolutionary Computation. (1997) 181–186

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Moshe Sipper Daniel Mange Andrés Pérez-Uribe

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Manovit, C., Aporntewan, C., Chongstitvatana, P. (1998). Synthesis of synchronous sequential logic circuits from partial input/output sequences. In: Sipper, M., Mange, D., Pérez-Uribe, A. (eds) Evolvable Systems: From Biology to Hardware. ICES 1998. Lecture Notes in Computer Science, vol 1478. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0057611

Download citation

  • DOI: https://doi.org/10.1007/BFb0057611

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-64954-0

  • Online ISBN: 978-3-540-49916-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics