Abstract
In getting a high performance computer we have the choice between expensive single processor systems and massive parallel computers. The latter are more difficult to program, but offer almost unlimited extensibility of computing power.
This paper describes a scalable and flexible communication processor for message passing in massive parallel processor systems. This communication processor is currently being implemented as a parameterized VLSI cell within a framework for automatic generation of application specific processors. It adds MIMD capabilities to this framework. In contrast to many existing designs, this design covers a large area within the communication processor design space.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
J. K. Annot and R. A. H. van Twist. A novel deadlock free and starvation free packet switching communication processor. In Parallel Architectures and Languages Europe, page 68, 1987.
S. Borkar et al. Iwarp: an integrated solution to high-speed parallel computing. In Proceedings of Supercomputing '88, pages 330–339, ACM SIGARCH, January 1989.
Henk Corporaal and Eddy Olk. Design and evaluation of communication processors supporting message passing in distributed memory systems. Submitted to 6th Distributed Memory Computing Conference (DMCC6), April 1991.
William J. Dally. A VLSI Architecture for concurrent Data Structures. Kluwer Academic Publishers, 1987.
William J. Dally. Performance analysis of k-ary n-cube interconnection networks. IEEE Transactions on Computers, 39(6):775–785, June 1990.
Daniel Hillis. The Connection Machine. MIT Press, 1985.
H.T. Kung. Why systolic architectures? IEEE Computer, 15(1):37–46, January 1982.
J.M. Mulder et al. A framework for application-specific architecture design. In Proceedings of the 14th International Symphosium on Computer Architecture, May 1989.
W.G.P. Mooij. Packet Switched Communication Networks for Multi-Processor Systems. PhD thesis, University of Amsterdam, September 1989.
Dick Pountain. Virtual channels: the next generation of transputers. BYTE Magazine (International Edition), 15(4):E&W 3–12, April 1990.
Daniel A. Reed and Dirk C. Gronwald. The performance of multicomputer interconnection networks. IEEE computer, June 1987.
Charles L. Seitz et al. The Hypercube Communications Chip. Technical Report, Dept. of Computer Science, California Institute of Technology, 1985.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1991 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Corporaal, H., Olk, J.G.E. (1991). A scalable communication processor design supporting systolic communication. In: Bode, A. (eds) Distributed Memory Computing. EDMCC 1991. Lecture Notes in Computer Science, vol 487. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0032938
Download citation
DOI: https://doi.org/10.1007/BFb0032938
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-53951-3
Online ISBN: 978-3-540-46478-5
eBook Packages: Springer Book Archive