TOP-1 multiprocessor workstation

  • Norihisa Suzuki
Part II Parallel Lisp Systems and Architectures
Part of the Lecture Notes in Computer Science book series (LNCS, volume 441)


IBM Tokyo Research Laboratory developed a high-performance multiprocessor workstation, TOP-1, which is currently running with a multi-threaded multiprocessor version of AIX operating system, as a research prototype to study and clarify the multiprocessor architecture design points as well as to study operating systems, compilers, and application programs for multiprocessor workstations.

The novel architectural features of TOP-1 are the 2-way interleaved dual bus for providing wider bus bandwidth, the effective message broadcasting mechanism for asynchronous communications, the mechanism to allow several different snoop protocols to coexist at a time, and the high-speed and fair arbitration mechanism. In particular, it has a statistics unit that enables us to obtain statistics on operating system and application programs running on the real machine.


Cache coherency Snoop cache Shared-bus multiprocessor Interprocessor communication Queuing model simulation 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    R. R. Atkinson and E. M. McCreight,The Dragon Processor,Proceedings of Second Int'l Conference on ASPLOS, pp. 65–69, 1987.Google Scholar
  2. [2]
    C. P. Thacker and L. C. Stewart, Firefly: a Multi-Processor Workstation,Proceeding of Second Int'l Conference on ASPLOS, pp. 164–172,1987.Google Scholar
  3. [3]
    R. Katz,, Implementing a Cache Consistency Protocol,Proceedings of the 12th Int'l Symp. on Computer Architecture, IEEE, pp. 276–283,1985.Google Scholar
  4. [4]
    J. R. Goodman, Using Cache Memory to Reduce Processor-Memory Traffic, Proceedings of the 10th Int'l Symp. on Computer Architecture, IEEE, p. 124–131,1983.Google Scholar
  5. [5]
    J. Archiballd and J. L. Baer, Cache Coherence Protoocos: Evaluation Using a Multiprocessor SimulationModel,ACM Trans. on Computer Systems, Vol. 4, No. 4, pp. 273–298,1986.Google Scholar
  6. [6]
    R. L. Lee,, Multiprocessor Cache Design Considerations, Proceedings of the 14th Annual Int'l Symp. on Computer Architecture, pp. 253–262,1987.Google Scholar
  7. [7]
    S. J. Eggers and R. H. Katz, A Characterization of Sharing in Parallel Programs and Its Application to Coherency Protocol Evaluation,Proceedings of the 15th Annual Int'l Symp. on Coomputer Architecture, pp. 373–382, 1988.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1990

Authors and Affiliations

  • Norihisa Suzuki
    • 1
  1. 1.IBM ResearchTokyo Research LaboratoryTokyoJapan

Personalised recommendations