Abstract
This paper presents the design and implementation of a shared memory system to reduce memory interference in an environment of a multi-processor system composed of a pool of EVAL-11 processors and aiming for high performance through parallel evaluation of a Lisp program.
The performance of a multi-processor system varies with many factors. We introduced several useful methods to control the granularity of the processes, and have confirmed their effect through dynamic measurement on the multi-processor Lisp machine — the EVLIS machine —. Dynamic measurement also shows that the interference of access to shared memory is a difficult problem. We show a solution for this problem in two different ways. First, we modified the form of the free cell list to reduce the interference from exclusive operation. Second, we present the design of the shared memory system which solves the memory interference on read accesses in particular, and its implementation with the use of conventional memory chips and TTL's.
This is a preview of subscription content, log in via an institution.
Preview
Unable to display preview. Download preview PDF.
References
.YASUI, H., et al.:Architecture of EVLIS machine and Dynamic measurements of Parallel Processing in Lisp. IPSJ SIG Reports 79-SYM-10-4, 1979, (in Japanese).
YAMAMOTO, M.:A Survey of High level Language Machine in Japan. Computer 14, 7, 1981, 68–78.
YASUI, H.:A survey of LISP Machine. IPS Japan 23, 8, 1982, 757–772, (in Japanese).
MAEGAWA, H., et al.:Constitution of List-Evaluation Processor on EVLIS Machine, IPSJ SIG Reports 82-SYM-17-1, 1, 1982. (in Japanese).
McCARTHY, J., et al.:LISP 1.5 Programmer's Manual. MIT press, Cambridge, Mass., 1962.
HALSTEAD, R. H.:Implementatoin of Multilisp:Lisp on a multiprocessor. Conf. record 1984 ACM Symp.Lisp and functional programming(Aug. 1984), 9–17.
GABRIEL, R. P.:Queue-based Multi-processing Lisp. Conf. record 1984 ACM Symp. Lisp and functional programming (Aug. 1984), 25–44.
NISHIKAICHI, H., et al.:Dynamic Measurements and Evaluation of LISP Parallel-Processing Machine-EVLIS Machine-. IPSJ SIG Reports 85-SYM-31-9, 1985, (in Japanese).
OKUNO, H. G.:The Report of The Third Lisp Contest and First Prolog Contest. IPSJ SIG Reports 85-SYM-33-4, 1985.
YASUDA, H., et al.:Parallel Lisp Compiler for the EVLIS Machine. IPSJ SIG Reports 87-SYM-40-3, 1987, (in Japanese).
MAEGAWA, H., et al.:Fast LISP Machine and List-Evaluation Processor EVAL II-Processor Architecture and Hardware Configuration. J. Inf. Process. 8, 2, 1985, 121–126.
OKUNO, H. G.:The proposal of the benchmarks for The Third Lisp Contest and The First Prolog Contest. IPSJ SIG Reports 85-SYM-28-4, 1985, (in Japanese).
KUDO, K., et al.:The Management of free-storage on the EVLIS Machine. Proc. 37th Annual Convention IPS Japan(Sep. 1988), 675–676, (in Japanese).
GOTO, E., et al.:Disign of a LIsp Machine — FLATS. Conf. record 1982 ACM Symp. Lisp and functional programming (Aug. 1982), 208–215.
YASUI, H., et al.:The hybrid system of the Parallel Lisp machine-EVLIS machine-and Neuro engines. Proc. 39th Annual Convention IPS Japan(Oct. 1989), 1750–1751, (in Japanese).
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1990 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yasui, H., Sakaguchi, T., Kudo, K., Hironishi, N. (1990). Design of the shared memory system for multi-processor lisp machines and its implementation on the evlis machine. In: Ito, T., Halstead, R.H. (eds) Parallel Lisp: Languages and Systems. PSC 1989. Lecture Notes in Computer Science, vol 441. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0024167
Download citation
DOI: https://doi.org/10.1007/BFb0024167
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-52782-4
Online ISBN: 978-3-540-47143-1
eBook Packages: Springer Book Archive