Logic verification of incomplete functions and design error location

  • Qinhai Zhang
  • Charles Trullemans
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 683)


At the stage of logic verification, it is necessary not only to detect but also to locate the sources of design errors that may exist in the gate-level circuit. For an incompletely specified function, a method to compute the corresponding 3-terminal BDD that represents the ON-set, OFF-set and DC-set, is described. Two incomplete functions are equivalent if, and only if, their 3-terminal BDDs are isomorphic. If the gate-level circuit is verified to be incorrect, a conditional stuck-at fault model is proposed to represent the circuit with design errors. The incorrect logic values at the design error sites can be considered as conditional stuck-at faults. A design error locating method, based on fault simulation and released pattern generation, is described.


Signal Line Design Error Binary Decision Diagram Fault Simulation Combinational Circuit 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    M.S. Abadir, J. Ferguson, T.E. Kirkland: Logic Design Verification via Test Generation. IEEE Trans. on CAD Vol. 7, No. 1, Jan. 1988, pp. 138–148Google Scholar
  2. 2.
    G.D. Hachtel, R.M. Jacoby: Verification Algorithms for VLSI Synthesis. IEEE Trans. on CAD, Vol. 7, No. 5, MAY, 1988, pp. 616–640Google Scholar
  3. 3.
    R.E. Bryant: Graph-Based Algorithms for Boolean Function Manipulation. IEEE Trans. on Computers Vol C-35, No. 8, Aug. 1986, pp. 677–691Google Scholar
  4. 4.
    S. Malik, A.R. Wang, R.K. Brayton, A. Sangiovanni-Vincentelli: Logic Verification Using Binary Decision Diagram in a Logic Synthesis Environment Proc. ICCAD-88, 1988, pp. 6–9Google Scholar
  5. 5.
    S. Minato, N. Ishiura: Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean Function Manipulation. Proc. 27th DAC, 1990, pp. 52–57Google Scholar
  6. 6.
    G. Odawara, M. Tomita, O. Okuzawa, T. Ohta, Z. Zhuang: A Logic Verifier Based on Boolean Comparison. Proc. 23rd DAC, 1986, pp. 208–214Google Scholar
  7. 7.
    K.A. Tamura: Locating Functional Errors in Logic Circuits. Proc. 26th DAC, 1989 pp. 185–191Google Scholar
  8. 8.
    V. Pitchumani, P. Mayor, N. Radia: A System for Fault Diagnosis and Simulation of VHDL Descriptions. Proc. 28th DAC, 1991, pp. 144–150Google Scholar
  9. 9.
    S. Y. Kuo: Locating Logic Design Errors via Test Generation and Don't-Care Propagation. Proc. 1st EURO-DAC, 1992, pp. 466–471Google Scholar
  10. 10.
    M. Fujita, T. Kakuda, Y. Matsunage: Redesign and Automatic Error Correction of Combinational Circuits. Proc. IFIP TC10/WG10.5 Workshop on Logic and Architecture Synthesis, 1990, pp. 253–262Google Scholar
  11. 11.
    K.S. Brace, R. L. Rudell, R.E. Bryant: Efficient Implementation of a BDD Package. Proc. 27th DAC, 1990, pp. 40–45Google Scholar
  12. 12.
    N. Calazans, Q. Zhang, R. Jacobi, B. Yernaux, A.M. Trullemans: Advanced Ordering and Manipulation Techniques for Binary Decision Diagrams. Proc. EDAC-92, 1992, pp. 452–457Google Scholar
  13. 13.
    S. J. Hong: Fault simulation Strategy for Combinational Logic Networks. 8th symp. Fault-tolerant Computing(FTCS-8), 1978, pp. 96–99Google Scholar
  14. 14.
    M. Abramovici, et al: Critical Path Tracing: An Alternative to Fault Simulation. IEEE Design & Test of Computers, Vol. 1, No. 1, Feb., 1984, pp. 83–93Google Scholar
  15. 15.
    P. Goel: An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits. IEEE Trans. on Computer, Vol. C-30, Mar., 1981, pp. 215–222Google Scholar
  16. 16.
    F. Brglez, H. Fujiwara: A Neutral Netlist of 10 Combinational Circuits. Proc. ICCAS85Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1993

Authors and Affiliations

  • Qinhai Zhang
    • 1
  • Charles Trullemans
    • 1
  1. 1.Laboratoire de MicroélectroniqueUniversité Catholique de LouvainLouvain-La-NeuveBelgium

Personalised recommendations