Advertisement

Temporal analysis of time bounded digital systems

  • Alan R. Martello
  • Steven P. Levitan
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 683)

Abstract

To perform verification of digital systems with time bounded delays, it is essential to characterize the space of all possible system behaviors. In this paper, we describe our analysis technique which accepts a behavioral specification of the timing of a digital system and generates the set of all possible behaviors for the system. The ability to represent and reason about time ranges for events is a distinguishing characteristic of our technique and gives our analysis method both its power and complexity.

Keywords

Dynamic State Time Range System Behavior Digital System Gate Delay 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Thomas M. McWilliams, “Verification of Timing Constraints on Large Digital Systems,” Proc. 17th Design Automation Conference (June, 1980).Google Scholar
  2. 2.
    Robert B. Hitchcock, Sr., “Timing Verification and the Timing Analysis Program,” Proc. 19th Design Automation Conference (June, 1982).Google Scholar
  3. 3.
    John J. Wallace, “On Automatic Verification of SLIDE Descriptions,” Design Research Center, Carnegie-Mellon University, DRC-01-2-80, Pittsburgh, PA, Aug., 1979.Google Scholar
  4. 4.
    David E. Wallace, “Abstract Timing Verification for Synchronous Digital Systems,” Computer Science Division, Univ. of Calif. at Berkeley, UCB/CSD 88/425, Berkeley, CA, June 27, 1988.Google Scholar
  5. 5.
    David L. Dill, “Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits,” Dept. of Computer Science, Carnegie-Mellon University, CMU-CS-88-119, Pittsburgh, PA, Feb., 1988.Google Scholar
  6. 6.
    M. Browne, E. Clarke, D. Dill & B. Mishra, “Automatic Verification of Sequential Circuits Using Temporal Logic,” Dept. of Computer Science, Carnegie-Mellon University, CMU-CS-85-100, Pittsburgh, PA, Dec, 1984.Google Scholar
  7. 7.
    Patrick C. McGeer & Robert K. Brayton, “Timing Analysis in Precharge/Unate Networks,” Proc. 27th Design Automation Conference (June, 1990).Google Scholar
  8. 8.
    Tod Amon & Gaetano Borriello, “On the Specification of Timing Behavior,” Proceedings of the 1990 ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU '90), New York, NY, SIGDA(Aug., 1990).Google Scholar
  9. 9.
    Dimitrie Doukas & Andrea S. LaPaugh, “CLOVER: A Timing Constraints Verification System,” Proceedings of the 1990 ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU '90), New York, NY, SIGDA (Aug., 1990).Google Scholar
  10. 10.
    F. Mavaddat & T. Gahlinger, “On Deducing Tight Bounds from Partial Timing Specifications,” Proceedings of the 1990 ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU '90), New York, NY, SIGDA (Aug., 1990).Google Scholar
  11. 11.
    Michael C. McFarland, “CPA: Giving an Account of Timed System Behavior,” Proceedings of the 1990 ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU '90), New York, NY, SIGDA(Aug., 1990).Google Scholar
  12. 12.
    Alan R. Martello & Steven P. Levitan, “Causal Timing Verification,” Proceedings of the 1990 ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU '90), New York, NY, SIGDA (Aug., 1990).Google Scholar
  13. 13.
    Alan R. Martello, Steven P. Levitan & Donald M. Chiarulli, “Timing Verification Using HDTV,” Proc. 27th Design Automation Conference (June, 1990).Google Scholar
  14. 14.
    Srinivas Devadas, Kurt Keutzer, Sharad Malik & Albert Wang, “Verification of Asynchronous Interface Circuits with Bounded Wire Delays,” Proc. 1992 Inter. Conf. for Computer-Aided Design (Nov., 1992).Google Scholar
  15. 15.
    Alan R. Martello, “Temporal Specification Verification,” Dept. of Elect. Eng., University of Pittsburgh, PhD. Dissertation (in preparation).Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1993

Authors and Affiliations

  • Alan R. Martello
    • 1
  • Steven P. Levitan
    • 1
  1. 1.Department of Electrical EngineeringUniversity of PittsburghPittsburgh

Personalised recommendations