Abstract
Shared memory multiprocessors are based on memory models, which are precise contracts between hard- and software that spell out the semantics of memory operations. Scalable systems implementing such memory models rely on cache coherency protocols that use dedicated hardware. This paper discusses the design space for high performance cache coherency controllers and describes the architecture of the programmable protocol engines that were developed for the S3.mp shared memory multiprocessor. S3.mp uses two independent protocol engines, each of which can maintain multiple, concurrent contexts so that maintaining memory consistency does not limit the system performance. Programmability of these engines allows support of multiple memory organizations, including CC-NUMA and S-COMA.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Download to read the full chapter text
Chapter PDF
References
Nowatzyk, A., Aybay, G., Browne, M., Kelly, E., Parkin, M., Radke, W., Vishin, S., “S3.mp: Current Status and Future Directions”, Workshop on Shared Memory Multiprocessors, ISCA'94, Chicago (to be released as a Technical Report of the University of Southern California, Los Angeles)
Agarwal, A.,Kubiatowicz J., Kranz, D., Lim, B., Yeung, D., D'Souza, G., Parkin, M. “Sparcle: An Evolutionary Processor Design for Large-Scale Multiprocessors”. IEEE Micro, June 1993, pages 48–61.
Lenoski, D. “The Design and Analysis of DASH: A Scalable Directory-Based Multiprocessor”. PhD Dissertation, Stanford University, December 1991.
Hagersten, E., Landin, A., and Haridi, S. “DDM — A Cache-Only Memory Architecture”. IEEE Computer 25, 9 (September 1992), 44–54.
Bisiani, R., and Ravishankar, M. K. “Design and Implementation of The Plus Prototype”. Technical Report, Carnegie Mellon University, August 1990.
Li, K., “Shared Virtual Memory on Loosely Coupled Multiprocessors”. PhD Dissertation, Yale University, September 1986.
IEEE Std 1596-1992, “Scalable Coherent Interface”. Institute of Electrical and Electronics Engineers, Inc., Service Center, 445 Hoes Lane, PO Box 1331, Piscataway, NJ 08855-1331
Thapar, M., Delagi, B., and Flynn, M., “Linked List Cache Coherence for Scalable Shared Memory Multiprocessors”, Proceedings of the 1993 International Conference on Parallel Processing, pages 34–43.
Nowatzyk, A., “Communications Architecture for Multiprocessor Networks”. PhD Dissertation, Carnegie Mellon University, December 1989.
Kubiatowicz, J., “The Alewife-1000 CMMU: Addressing the Multiprocessor Communications Gap”, HotChip Symposium 1994, Stanford California
Dubois, M., Skeppstedt, J., Ricciulli, L., Ramamurthy, K., Stenstrom, P., “The Detection and Elimination of Useless Misses in Multiprocessors”, ISCA'93, San Diego, California
LSI Logic Product Information on R4000 embedded controller RISC core, LSI Logic, 1551 McCarthy Blvd., Milpitas California 95035.
Nowatzyk, A., Parkin, M., “The S3.mp Interconnect System and TIC Chip”, HotInterconnects'93, Stanford CA, Aug. 1993
Dill, D., Drexler, D., Hu, A., Yang, C. “Protocol Verification as a Hardware Design Aid”. 1992 IEEE International Conference on Computer Design: VLSI in Computers and Processors, (October 1992), 522–52
McMillan, K., “Symbolic Model Checking”, 1992, Carnegie Mellon University PhD Thesis, Pittsburgh, PA 15213
Hagersten, E., Saulsbury, A., Landin, A., “Simple COMA Node Implementations”, 27th Hawaii International Conference on System Sciences, 1994
Kendall Square Research, Technical Summary. 1992. 170 Tracer Lane, Waltham, MA 02154-1379
Cox, A., Fowler, R., “Adaptive Cache Coherency for Detecting Migratory Shared Data”, ISCA'93, San Diego
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1995 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Nowatzyk, A. et al. (1995). Exploiting parallelism in cache coherency protocol engines. In: Haridi, S., Ali, K., Magnusson, P. (eds) EURO-PAR '95 Parallel Processing. Euro-Par 1995. Lecture Notes in Computer Science, vol 966. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0020471
Download citation
DOI: https://doi.org/10.1007/BFb0020471
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-60247-7
Online ISBN: 978-3-540-44769-6
eBook Packages: Springer Book Archive