Advertisement

Memory-coupled processor arrays for a broad spectrum of applications

  • Gerhard Fritsch
Conference paper
Part of the Lecture Notes in Physics book series (LNP, volume 196)

Abstract

An efficient use of a multiprocessor system requires appropriate mapping of the problem structure onto the multiprocessor structure. Two memory-coupled multiprocessor systems are presented and results obtained from computation of a number of applications are reported.

Keywords

Computer Architecture User Problem Processor Array Interprocessor Communication Hardware Structure 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [BODE 80]
    Bode, A: Vertical Processing: The emulation of associative and parallel behavior on conventional hardware, in Microprocessor Systems, EUROMICRO 80, North-Holland Publ. Comp. 1980Google Scholar
  2. [BODE 83]
    Bode, A, W. Händler: Rechnerarchitektur II, Springer Verlag 1983Google Scholar
  3. [FRITSCH 81]
    Fritsch, G., H. Müller: Parallelization of a minimisation problem for multiprocessor systems, Lect. Notes in Computer Science, No. 111 (Ed. W. Händler), 453–463, Springer-Verlag 1981Google Scholar
  4. [FRITSCH 83]
    Fritsch, G., W. Kleinüder, C.U. Linster, J. Volkert: EMSY 85 — The Erlangen multiprocessor system for a broad spectrum of applications, Proc. 1983 Int. Conf. Parallel Processing, IEEE Comp. Soc. Order No. 479 (Ed. H.J. Siegel and L. Siegel), 325–330, IEEE Computer Society Press 1983Google Scholar
  5. [FROMM 82]
    Fromm, H.J.: “Multiprozessor-Rechneranlagen: Programmstrukturen, Maschinenstrukturen und Zuordnungsprobleme”, Arbeitsberichte des IMMD, Univ. Erlangen-Nuernberg, Band 15, Nr. 5, 1982Google Scholar
  6. [FROMM 83]
    Fromm, H.J., U. Hercksen, U. Herzog, K.H. John, R. Klar, W. Kleinöder: Experiences with performance measurement and modeling of a processor array, IEEE Trans. on Computers, Vol. C-32, No. 1, 15–31, 1983Google Scholar
  7. [FULLER 78]
    Fuller. S.H.. J.K. Ousterhout. L. Raskin. P.I. Rubinfeld, P.J. Sindhu, R.J. Swan: Multi-Microprocessors, an Overview and Working Example, Proc. IEEE, Vol. 66, No. 2, 216–226 (1978).Google Scholar
  8. [GOESSMANN 83]
    Goessmann, M., J. Volkert und H. Zischler: “Image Processing and Graphics on EGPA”, EGPA — Internal Paper (to be published)Google Scholar
  9. [HÄNDLER 73]
    Händler, W.: A concept of macro-pipelining with high availability, Elektron. Rechenanlagen, Vol. 15, 269–274 (1973)Google Scholar
  10. [HÄNDLER 74]
    Händler, W.: Unconventional computational equipment, Arbeitsberichte des IMMD, Universität Erlangen-Nürnberg, Vol. 7, No. 2, 1974Google Scholar
  11. [HÄNDLER 75a]
    Händler, W., R. Klar: Fitting processors to the needs of a General Purpose Array (EGPA), Proc. Micro 8, Chicago, Sept. 21–23, 87–97 (1975)Google Scholar
  12. [HÄNDLER 75b]
    Händler, W.: On classification schemes for computer systems in the post-von-Neumann-era; GI — 4. Jahrestagung 1974, Siefkes, G. (ed.), Lecture notes in Computer Science, Vol. 26, Springer-Verlag, 439–452, 1975Google Scholar
  13. [HÄNDLER 76]
    Handler, W., F. Hofmann, H.J. Schneider: A general purpose array with a broad spectrum of applications. Computer Architecture, Handler (ed.), Informatik Fachberichte, Vol. 4, Springer Verlag, 311–335, 1976.Google Scholar
  14. [HÄNDLER 77a]
    Handler, W.: The impact of classification schemes on Computer Architecture; Proc. of the 1977 Int. Conf. Parallel Processing, J.L. Baer (ed.), IEEE. 7–15. 1977Google Scholar
  15. [HÄNDLER 77b]
    Händler. W.: Aspects of parallelism in computer architecture. M. Feilmeier (ed.): Parallel Computers — Parallel Mathematics, North Holland, 1–8, 1977Google Scholar
  16. [HÄNDLER 80]
    Händler, W., H. Rohrer: Gedanken zu einem Rechner-Baukasten-System, Elektronische Rechenanlagen, Vol. 22, No. 1, 3–13 (1980)Google Scholar
  17. [HÄNDLER 82]
    Händler, W.: Innovative computer architecture-How to increase parallelism but not complexity, in Parallel Processing Systems, 1980 Proc. Symp., Loughborough Univ. Technol., D.J. Evans (ed.), 1–41, Cambridge Univ. Press 1982Google Scholar
  18. [HALLER 83]
    Haller, G., R. Häuser: Entwurf und Implementierung eines Programms zur Steuerung eines fahrerlosen Transportsystems durch einen DIRMU-Rechner, Studienarbeiten am IMMD III, Universität Erlangen-Nürnberg, 1983Google Scholar
  19. [HENNING 83]
    Henning, W., M. Vajtersic and J. Volkert: “Matrix Inversion Algorithm for the Parallel Computer EGPA”, EGPA — Internal Paper (to be published)Google Scholar
  20. [HOCKNEY 81]
    Hockney, R.W., J.W. Eastwood: Computer Simulation Using Particles, McGraw-Hill, 1981Google Scholar
  21. [KNEISSL 82]
    Kneissl, F.: “Realisierung von Datenfluβmechanismen auf hierarchische Mehrrechnersysteme”, Arbeitsberichte des IMMD, Univ. Erlangen-Nürnberg, Band 15, Nr. 12, 1982Google Scholar
  22. [MAEHLE 81]
    Maehle, E.: Modulare, fehlertolerante Multimikroprozessorsysteme nach dem Baukastenprinzip, VDI-Berichte 395, 91–96 (1981)Google Scholar
  23. [NELDER 65]
    Nelder, J.A., R. Mead: A Simplex Method for Function Minimization, Comp. J., Vol. 7, 308–313 (1965)Google Scholar
  24. [RATHKE 83]
    Rathke, M.: “SAP — Ein optimistischer Algorithmus für die parallele Textverarbeitung”, EGPA — Internal Paper (to be published)Google Scholar
  25. [RICHTMYER 67]
    Richtmyer, R.D., K.W. Morton: Difference Methods for Initial-Value-Problems, Interscience Pub., John Wiley & Sons 1967Google Scholar
  26. [STRANG 73]
    Strang, G., G. Fix:. An Analysis of the Finite Element Method, Prentice Hall Inc. 1973Google Scholar

Copyright information

© Springer-Verlag 1984

Authors and Affiliations

  • Gerhard Fritsch
    • 1
  1. 1.Universität Erlangen-NürnbergInstitut für Mathematische Maschinen und Datenverarbeitung (III)ErlangenGermany

Personalised recommendations